<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Cache Misses in Software Archive</title>
    <link>https://community.intel.com/t5/Software-Archive/Cache-Misses/m-p/988274#M27693</link>
    <description>&lt;P&gt;Is there any way to get the number of cache misses in my program without using vtune?&lt;/P&gt;
&lt;P&gt;Maybe a compiler option like -profile-something .. ?&lt;/P&gt;</description>
    <pubDate>Sat, 12 Jan 2013 00:29:09 GMT</pubDate>
    <dc:creator>ale3</dc:creator>
    <dc:date>2013-01-12T00:29:09Z</dc:date>
    <item>
      <title>Cache Misses</title>
      <link>https://community.intel.com/t5/Software-Archive/Cache-Misses/m-p/988274#M27693</link>
      <description>&lt;P&gt;Is there any way to get the number of cache misses in my program without using vtune?&lt;/P&gt;
&lt;P&gt;Maybe a compiler option like -profile-something .. ?&lt;/P&gt;</description>
      <pubDate>Sat, 12 Jan 2013 00:29:09 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Cache-Misses/m-p/988274#M27693</guid>
      <dc:creator>ale3</dc:creator>
      <dc:date>2013-01-12T00:29:09Z</dc:date>
    </item>
    <item>
      <title>Well, if you can find</title>
      <link>https://community.intel.com/t5/Software-Archive/Cache-Misses/m-p/988275#M27694</link>
      <description>&lt;P&gt;Well, if you can find something to program the PMU counters (I don't have one - used SEP while it was being distributed), then the&amp;nbsp;&amp;nbsp;_rdpmc intrinsic&amp;nbsp;will&amp;nbsp;let you programmatically query them (recall that only two counters can be active at once in KNC).&amp;nbsp; Note that while we can get decent L1 hit data for KNC, there is no reliable way to get L2 hit data.&amp;nbsp; See &lt;A href="http://software.intel.com/en-us/articles/optimization-and-performance-tuning-for-intel-xeon-phi-coprocessors-part-2-understanding"&gt;http://software.intel.com/en-us/articles/optimization-and-performance-tuning-for-intel-xeon-phi-coprocessors-part-2-understanding&lt;/A&gt;&amp;nbsp;for more information.&lt;/P&gt;
&lt;P&gt;Cheers,&lt;/P&gt;
&lt;P&gt;Charles&lt;/P&gt;</description>
      <pubDate>Tue, 15 Jan 2013 22:07:12 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Cache-Misses/m-p/988275#M27694</guid>
      <dc:creator>Charles_C_Intel1</dc:creator>
      <dc:date>2013-01-15T22:07:12Z</dc:date>
    </item>
  </channel>
</rss>

