<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Compiling for Xeon Phi co-processor in Software Archive</title>
    <link>https://community.intel.com/t5/Software-Archive/Compiling-for-Xeon-Phi-co-processor/m-p/1019581#M37629</link>
    <description>&lt;P&gt;Can somebody help me build Aerospike database server for Intel Xeon Phi Co processor. A step by step guide would be appreciated (as I am new to the Intel MIC). I am able to build the database server on the host environment but it is native execution of the server on Xeon phi co-processor where I have completely lost. Thank you in advance.&lt;/P&gt;</description>
    <pubDate>Thu, 15 Oct 2015 06:04:33 GMT</pubDate>
    <dc:creator>Girish_M_1</dc:creator>
    <dc:date>2015-10-15T06:04:33Z</dc:date>
    <item>
      <title>Compiling for Xeon Phi co-processor</title>
      <link>https://community.intel.com/t5/Software-Archive/Compiling-for-Xeon-Phi-co-processor/m-p/1019581#M37629</link>
      <description>&lt;P&gt;Can somebody help me build Aerospike database server for Intel Xeon Phi Co processor. A step by step guide would be appreciated (as I am new to the Intel MIC). I am able to build the database server on the host environment but it is native execution of the server on Xeon phi co-processor where I have completely lost. Thank you in advance.&lt;/P&gt;</description>
      <pubDate>Thu, 15 Oct 2015 06:04:33 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Compiling-for-Xeon-Phi-co-processor/m-p/1019581#M37629</guid>
      <dc:creator>Girish_M_1</dc:creator>
      <dc:date>2015-10-15T06:04:33Z</dc:date>
    </item>
    <item>
      <title>AFAICT aerospike needs LUA ,</title>
      <link>https://community.intel.com/t5/Software-Archive/Compiling-for-Xeon-Phi-co-processor/m-p/1019582#M37630</link>
      <description>&lt;P&gt;AFAICT aerospike needs LUA , which is not available for the Xeon Phi. You will need to get that running first before attempting to build aerospike,&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Having said that, I am not sure that it will be worth the effort: the first gen Xeon Phi is good at one thing: running vectorized floating point code. It typically does not perform well when running many different non-FP threads.&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 15 Oct 2015 08:53:36 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Compiling-for-Xeon-Phi-co-processor/m-p/1019582#M37630</guid>
      <dc:creator>JJK</dc:creator>
      <dc:date>2015-10-15T08:53:36Z</dc:date>
    </item>
    <item>
      <title>You are right but LUA is</title>
      <link>https://community.intel.com/t5/Software-Archive/Compiling-for-Xeon-Phi-co-processor/m-p/1019583#M37631</link>
      <description>&lt;P&gt;You are right but LUA is required for UDF which is not need as per my project requirement. As for your second statement can you please elaborate more as to why do you think it won't perform well because one of my major task is to &lt;SPAN data-dobid="hdw"&gt;parallelize the source code.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 15 Oct 2015 10:23:00 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Compiling-for-Xeon-Phi-co-processor/m-p/1019583#M37631</guid>
      <dc:creator>Girish_M_1</dc:creator>
      <dc:date>2015-10-15T10:23:00Z</dc:date>
    </item>
    <item>
      <title>In general:</title>
      <link>https://community.intel.com/t5/Software-Archive/Compiling-for-Xeon-Phi-co-processor/m-p/1019584#M37632</link>
      <description>&lt;P&gt;In general:&lt;/P&gt;

&lt;UL&gt;
	&lt;LI&gt;databases perform non floating point tasks mostly, and do not vectorize well&lt;/LI&gt;
	&lt;LI&gt;Xeon Phi's are very good at running vectorized floating point tasks, not so good at running many different integer-type threads&lt;/LI&gt;
&lt;/UL&gt;

&lt;P&gt;Thus, I would suspect that even if you do get aerospike running on the Xeon Phi that it would not perform particularly well - orders of magnitude slower compared to a dual-socket Xeon E5 2697 v3, for example.&lt;/P&gt;

&lt;P&gt;As for building aerospike: I checked out the code and tried to build it. It first wants to build the modules jansson and jemalloc; with a bit of tinkering jansson builds for the Phi, but jemalloc fails to build altogether:&lt;/P&gt;

&lt;PRE class="brush:plain;"&gt;checking whether valgrind is compilable... no
checking STATIC_PAGE_SHIFT... configure: error: in `/home/janjust/src/aerospike-server/modules/jemalloc':
configure: error: cannot run test program while cross compiling
See `config.log' for more details.
&lt;/PRE&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;These are the kinds of issues that you will have to resolve for all dependent modules - and this can be a painstakingly hard process.&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 15 Oct 2015 10:41:30 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Compiling-for-Xeon-Phi-co-processor/m-p/1019584#M37632</guid>
      <dc:creator>JJK</dc:creator>
      <dc:date>2015-10-15T10:41:30Z</dc:date>
    </item>
    <item>
      <title>I would like to second JJK's</title>
      <link>https://community.intel.com/t5/Software-Archive/Compiling-for-Xeon-Phi-co-processor/m-p/1019585#M37633</link>
      <description>&lt;P&gt;I would like to second JJK's warning about vectorization. Before trying to get the code to vectorize on the Intel® Xeon Phi™ coprocessor, I would recommend trying to vectorize it on the Intel® Xeon® processor. I think that you will see there is just not enough work that could be vectorized. There are some operations you could use task parallelism on but that alone won't be enough to get real benefit from the coprocessor.&lt;/P&gt;

&lt;P&gt;One other thing to consider - the coprocessor has no attached disks; for a database of anything more than a toy size, you will need to NFS mount a file system from the host and do all your data accesses over the PCIe connection.&lt;/P&gt;</description>
      <pubDate>Thu, 15 Oct 2015 18:56:38 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Compiling-for-Xeon-Phi-co-processor/m-p/1019585#M37633</guid>
      <dc:creator>Frances_R_Intel</dc:creator>
      <dc:date>2015-10-15T18:56:38Z</dc:date>
    </item>
  </channel>
</rss>

