<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic SEXIT in Software Archive</title>
    <link>https://community.intel.com/t5/Software-Archive/SEXIT/m-p/1023871#M39305</link>
    <description>&lt;P&gt;I'm booting tboot to a 3.11.10 linux kernel and it is indeed booting and pcrs, including 17,18 and 19 are being extended. Perhaps I just don't understand the sequencing - the part that has me perplexed is where tboot goes into SENTER and then starts over again and succeeds - although SEXIT is never run - specifically this section. I guess my question is - why would it restart tboot?&lt;/P&gt;

&lt;P&gt;TBOOT: setting MTRRs for acmod: base=0xcf700000, size=0xd000, num_pages=13&lt;BR /&gt;
	TBOOT: executing GETSEC[SENTER]...&lt;BR /&gt;
	TBOOT: ******************* TBOOT *******************&lt;BR /&gt;
	TBOOT:&amp;nbsp;&amp;nbsp;&amp;nbsp; 2014-05-16 12:00 +0800 1.8.1&lt;BR /&gt;
	TBOOT: *********************************************&lt;BR /&gt;
	TBOOT: command line: loglvl-all logging,serial,vga,memory vga_delay=1&lt;BR /&gt;
	TBOOT: BSP is cpu 0&lt;BR /&gt;
	TBOOT: original e820 map:&lt;/P&gt;

&lt;P&gt;&lt;BR /&gt;
	I've attached the full log&lt;/P&gt;

&lt;P&gt;....JW&lt;/P&gt;</description>
    <pubDate>Fri, 15 Aug 2014 15:36:13 GMT</pubDate>
    <dc:creator>John_M_2</dc:creator>
    <dc:date>2014-08-15T15:36:13Z</dc:date>
    <item>
      <title>SEXIT</title>
      <link>https://community.intel.com/t5/Software-Archive/SEXIT/m-p/1023871#M39305</link>
      <description>&lt;P&gt;I'm booting tboot to a 3.11.10 linux kernel and it is indeed booting and pcrs, including 17,18 and 19 are being extended. Perhaps I just don't understand the sequencing - the part that has me perplexed is where tboot goes into SENTER and then starts over again and succeeds - although SEXIT is never run - specifically this section. I guess my question is - why would it restart tboot?&lt;/P&gt;

&lt;P&gt;TBOOT: setting MTRRs for acmod: base=0xcf700000, size=0xd000, num_pages=13&lt;BR /&gt;
	TBOOT: executing GETSEC[SENTER]...&lt;BR /&gt;
	TBOOT: ******************* TBOOT *******************&lt;BR /&gt;
	TBOOT:&amp;nbsp;&amp;nbsp;&amp;nbsp; 2014-05-16 12:00 +0800 1.8.1&lt;BR /&gt;
	TBOOT: *********************************************&lt;BR /&gt;
	TBOOT: command line: loglvl-all logging,serial,vga,memory vga_delay=1&lt;BR /&gt;
	TBOOT: BSP is cpu 0&lt;BR /&gt;
	TBOOT: original e820 map:&lt;/P&gt;

&lt;P&gt;&lt;BR /&gt;
	I've attached the full log&lt;/P&gt;

&lt;P&gt;....JW&lt;/P&gt;</description>
      <pubDate>Fri, 15 Aug 2014 15:36:13 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/SEXIT/m-p/1023871#M39305</guid>
      <dc:creator>John_M_2</dc:creator>
      <dc:date>2014-08-15T15:36:13Z</dc:date>
    </item>
    <item>
      <title>The restart seems normal to</title>
      <link>https://community.intel.com/t5/Software-Archive/SEXIT/m-p/1023872#M39306</link>
      <description>&lt;P&gt;The restart seems normal to me given the actions in the first tboot run are different than the second.. First gets to GETSEC[SENTER} and the second one moves on and gets to GETSEC[WAKEUP]. But confirming that - will get back to you.&lt;/P&gt;</description>
      <pubDate>Fri, 15 Aug 2014 19:16:27 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/SEXIT/m-p/1023872#M39306</guid>
      <dc:creator>Colleen_C_Intel</dc:creator>
      <dc:date>2014-08-15T19:16:27Z</dc:date>
    </item>
    <item>
      <title>Ok - well works as designed</title>
      <link>https://community.intel.com/t5/Software-Archive/SEXIT/m-p/1023873#M39307</link>
      <description>&lt;P&gt;Ok - well works as designed is perfectly fine - but I guess I need to read the docs closer - I thought it was going to run from SENTER to WAKEUP in one shot - I see the processors all doing the SIPI wakeup.&lt;/P&gt;

&lt;P&gt;Also - when I've seen other logs I don't believe I've seen this action - is it just that they aren't that complete usually?&lt;/P&gt;

&lt;P&gt;....JW&lt;/P&gt;</description>
      <pubDate>Fri, 15 Aug 2014 19:50:14 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/SEXIT/m-p/1023873#M39307</guid>
      <dc:creator>John_M_2</dc:creator>
      <dc:date>2014-08-15T19:50:14Z</dc:date>
    </item>
  </channel>
</rss>

