<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Access latency to main memory in Software Archive</title>
    <link>https://community.intel.com/t5/Software-Archive/Access-latency-to-main-memory/m-p/800935#M5614</link>
    <description>Hi,&lt;BR /&gt;&lt;BR /&gt;I'm working on a memory analysis tools, and I was wondering if it is possible to have a 'general estimation' of the latency for accessing the main memory. By general estimation I mean that I don't need 'exact' values, but only a rule-of-thumb for knowing (estimating) the access penalty to main memory. An good example would be a typical (average) cycle number. &lt;BR /&gt;&lt;BR /&gt;These are the specification of the system i'm working on:&lt;BR /&gt;&lt;BR /&gt;Intel Core 2 Quad Q9950 @2.83 GHz&lt;BR /&gt;DIMM DDR2 Synchronous 800 MHz (64 bit)&lt;BR /&gt;&lt;BR /&gt;Hopefully my question is not too vague. Thank you in advance.&lt;BR /&gt;</description>
    <pubDate>Fri, 11 Jun 2010 15:04:24 GMT</pubDate>
    <dc:creator>mcorina</dc:creator>
    <dc:date>2010-06-11T15:04:24Z</dc:date>
    <item>
      <title>Access latency to main memory</title>
      <link>https://community.intel.com/t5/Software-Archive/Access-latency-to-main-memory/m-p/800935#M5614</link>
      <description>Hi,&lt;BR /&gt;&lt;BR /&gt;I'm working on a memory analysis tools, and I was wondering if it is possible to have a 'general estimation' of the latency for accessing the main memory. By general estimation I mean that I don't need 'exact' values, but only a rule-of-thumb for knowing (estimating) the access penalty to main memory. An good example would be a typical (average) cycle number. &lt;BR /&gt;&lt;BR /&gt;These are the specification of the system i'm working on:&lt;BR /&gt;&lt;BR /&gt;Intel Core 2 Quad Q9950 @2.83 GHz&lt;BR /&gt;DIMM DDR2 Synchronous 800 MHz (64 bit)&lt;BR /&gt;&lt;BR /&gt;Hopefully my question is not too vague. Thank you in advance.&lt;BR /&gt;</description>
      <pubDate>Fri, 11 Jun 2010 15:04:24 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Access-latency-to-main-memory/m-p/800935#M5614</guid>
      <dc:creator>mcorina</dc:creator>
      <dc:date>2010-06-11T15:04:24Z</dc:date>
    </item>
    <item>
      <title>Access latency to main memory</title>
      <link>https://community.intel.com/t5/Software-Archive/Access-latency-to-main-memory/m-p/800936#M5615</link>
      <description>the access latency may be very different depending on the architecture of your processor and memory type. Also on multi-socket systems with NUMA (Non-Uniform Memory Access) the distance to the processor (number of hops)with accessed memory plays a big role (latency grows as measured in ns or in cycles). There are open source benchmark kits that can measure memory latency on your particular system (one of them is &lt;A href="http://www.bitmover.com/lmbench/"&gt;LMbench&lt;/A&gt;).&lt;BR /&gt;&lt;BR /&gt;Best wishes,&lt;BR /&gt;Roman</description>
      <pubDate>Thu, 29 Dec 2011 11:21:17 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Access-latency-to-main-memory/m-p/800936#M5615</guid>
      <dc:creator>Roman_D_Intel</dc:creator>
      <dc:date>2011-12-29T11:21:17Z</dc:date>
    </item>
  </channel>
</rss>

