<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Software raised interrupts in Software Archive</title>
    <link>https://community.intel.com/t5/Software-Archive/Software-raised-interrupts/m-p/824825#M6140</link>
    <description>HI all,&lt;BR /&gt;&lt;BR /&gt;The question is what happens when interrupts are raised by the software? Does that goes through IOApic/LAPIC channel or it goes straight to processor?&lt;BR /&gt;&lt;BR /&gt;for example&lt;BR /&gt;&lt;BR /&gt;int 0x66&lt;BR /&gt;&lt;BR /&gt;Regards&lt;BR /&gt;Gupta</description>
    <pubDate>Wed, 12 Jan 2011 22:16:49 GMT</pubDate>
    <dc:creator>mguptamel</dc:creator>
    <dc:date>2011-01-12T22:16:49Z</dc:date>
    <item>
      <title>Software raised interrupts</title>
      <link>https://community.intel.com/t5/Software-Archive/Software-raised-interrupts/m-p/824825#M6140</link>
      <description>HI all,&lt;BR /&gt;&lt;BR /&gt;The question is what happens when interrupts are raised by the software? Does that goes through IOApic/LAPIC channel or it goes straight to processor?&lt;BR /&gt;&lt;BR /&gt;for example&lt;BR /&gt;&lt;BR /&gt;int 0x66&lt;BR /&gt;&lt;BR /&gt;Regards&lt;BR /&gt;Gupta</description>
      <pubDate>Wed, 12 Jan 2011 22:16:49 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Software-raised-interrupts/m-p/824825#M6140</guid>
      <dc:creator>mguptamel</dc:creator>
      <dc:date>2011-01-12T22:16:49Z</dc:date>
    </item>
  </channel>
</rss>

