<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic posted interrupts in Software Archive</title>
    <link>https://community.intel.com/t5/Software-Archive/posted-interrupts/m-p/1086173#M63497</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;/P&gt;

&lt;P&gt;I want to understand the working of posted interrupts , have a couple of questions:&lt;/P&gt;

&lt;UL&gt;
	&lt;LI&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp;/proc/interrupts have entries for PIN and PIW – My current set up has the a Altera FPGA card in a Virtual Machine generating 1000 interrupts, and I observe that PIN is around 25-40 on various cores. What does the PIN signify?&amp;nbsp;&lt;/LI&gt;
	&lt;LI&gt;Can you please explain what PIN and PIW represent for?&lt;/LI&gt;
	&lt;LI&gt;The perf kvm event - kvm_pi_irte_update , I assume it gets updated when the VT-d assigned device inserts the driver and confirms the posting , there has to be a count for trace event.&amp;nbsp;In my case kvm_pi_irte_update is always zero . Can someone explain its working ad when the counters is updated.&lt;/LI&gt;
	&lt;LI&gt;Is there a way to confirm that the posting occurs?&amp;nbsp;&lt;/LI&gt;
&lt;/UL&gt;

&lt;P&gt;Thanks,&lt;/P&gt;

&lt;P&gt;Monica&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Fri, 05 Aug 2016 17:47:20 GMT</pubDate>
    <dc:creator>Monica_K_Intel1</dc:creator>
    <dc:date>2016-08-05T17:47:20Z</dc:date>
    <item>
      <title>posted interrupts</title>
      <link>https://community.intel.com/t5/Software-Archive/posted-interrupts/m-p/1086173#M63497</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;/P&gt;

&lt;P&gt;I want to understand the working of posted interrupts , have a couple of questions:&lt;/P&gt;

&lt;UL&gt;
	&lt;LI&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp;/proc/interrupts have entries for PIN and PIW – My current set up has the a Altera FPGA card in a Virtual Machine generating 1000 interrupts, and I observe that PIN is around 25-40 on various cores. What does the PIN signify?&amp;nbsp;&lt;/LI&gt;
	&lt;LI&gt;Can you please explain what PIN and PIW represent for?&lt;/LI&gt;
	&lt;LI&gt;The perf kvm event - kvm_pi_irte_update , I assume it gets updated when the VT-d assigned device inserts the driver and confirms the posting , there has to be a count for trace event.&amp;nbsp;In my case kvm_pi_irte_update is always zero . Can someone explain its working ad when the counters is updated.&lt;/LI&gt;
	&lt;LI&gt;Is there a way to confirm that the posting occurs?&amp;nbsp;&lt;/LI&gt;
&lt;/UL&gt;

&lt;P&gt;Thanks,&lt;/P&gt;

&lt;P&gt;Monica&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 05 Aug 2016 17:47:20 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/posted-interrupts/m-p/1086173#M63497</guid>
      <dc:creator>Monica_K_Intel1</dc:creator>
      <dc:date>2016-08-05T17:47:20Z</dc:date>
    </item>
    <item>
      <title>Hello Monica, </title>
      <link>https://community.intel.com/t5/Software-Archive/posted-interrupts/m-p/1086174#M63498</link>
      <description>&lt;P&gt;Hello Monica,&amp;nbsp;&lt;BR /&gt;
	The setup with FPGA card is new.&amp;nbsp; Once I have any feedback from the experts, I will post the feedback here.&amp;nbsp;&lt;BR /&gt;
	-Thai&lt;/P&gt;</description>
      <pubDate>Tue, 09 Aug 2016 15:38:19 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/posted-interrupts/m-p/1086174#M63498</guid>
      <dc:creator>Quoc-Thai_L_Intel</dc:creator>
      <dc:date>2016-08-09T15:38:19Z</dc:date>
    </item>
    <item>
      <title>I have not received any</title>
      <link>https://community.intel.com/t5/Software-Archive/posted-interrupts/m-p/1086175#M63499</link>
      <description>&lt;P&gt;I have not received any response.&amp;nbsp; However, I found an Altera*&amp;nbsp;support forum that might want to check for your question. Here is the link: &lt;A href="http://www.alteraforum.com/"&gt;http://www.alteraforum.com/&lt;/A&gt;&lt;/P&gt;

&lt;P&gt;-Thai&lt;/P&gt;</description>
      <pubDate>Fri, 14 Oct 2016 03:03:41 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/posted-interrupts/m-p/1086175#M63499</guid>
      <dc:creator>Quoc-Thai_L_Intel</dc:creator>
      <dc:date>2016-10-14T03:03:41Z</dc:date>
    </item>
  </channel>
</rss>

