<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Questions about SENTER err code &amp; DPR base in Software Archive</title>
    <link>https://community.intel.com/t5/Software-Archive/Questions-about-SENTER-err-code-DPR-base/m-p/853939#M7138</link>
    <description>Have been following up internally on your questions. Should have a reply shortly. Thx.&lt;BR /&gt;&lt;BR /&gt;David Ott</description>
    <pubDate>Fri, 23 Apr 2010 16:58:34 GMT</pubDate>
    <dc:creator>David_O_Intel1</dc:creator>
    <dc:date>2010-04-23T16:58:34Z</dc:date>
    <item>
      <title>Questions about SENTER err code &amp; DPR base</title>
      <link>https://community.intel.com/t5/Software-Archive/Questions-about-SENTER-err-code-DPR-base/m-p/853938#M7137</link>
      <description>Hi,&lt;DIV&gt;&lt;SPAN style="font-family: Verdana, Arial, Helvetica, sans-serif;"&gt;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;SPAN style="font-family: Verdana, Arial, Helvetica, sans-serif;"&gt;I got the error code C00038F1 when executing GETSEC[SENTER]. According to the &lt;I&gt;sinit_errors.txt&lt;/I&gt; along with the Sinit AC Module (&lt;I&gt;GM45_GS45_PM45_SINIT_21&lt;/I&gt;), it means:&lt;/SPAN&gt;&lt;I&gt;Current values of VT-d PMR registers do not match requested values in SinitMleData. &lt;/I&gt;I'm quite confused with this explanation. SinitMleData is not even initialized when executing SENTER. Then how can we know the requested value?&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;The second question is about a Intel TXT Control Register. I found tBoot defined a register called TXTCR_DPR with an offset of 0x0330. But this register is not documented in the TXT development guide. Does this register report the base address of the DMA Protected Region (DPR)?&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Anybody can help me? Thanks!&lt;/DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Sun, 04 Apr 2010 11:10:53 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Questions-about-SENTER-err-code-DPR-base/m-p/853938#M7137</guid>
      <dc:creator>windbytes</dc:creator>
      <dc:date>2010-04-04T11:10:53Z</dc:date>
    </item>
    <item>
      <title>Questions about SENTER err code &amp; DPR base</title>
      <link>https://community.intel.com/t5/Software-Archive/Questions-about-SENTER-err-code-DPR-base/m-p/853939#M7138</link>
      <description>Have been following up internally on your questions. Should have a reply shortly. Thx.&lt;BR /&gt;&lt;BR /&gt;David Ott</description>
      <pubDate>Fri, 23 Apr 2010 16:58:34 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Questions-about-SENTER-err-code-DPR-base/m-p/853939#M7138</guid>
      <dc:creator>David_O_Intel1</dc:creator>
      <dc:date>2010-04-23T16:58:34Z</dc:date>
    </item>
    <item>
      <title>Questions about SENTER err code &amp; DPR base</title>
      <link>https://community.intel.com/t5/Software-Archive/Questions-about-SENTER-err-code-DPR-base/m-p/853940#M7139</link>
      <description>&lt;P&gt;Here arecomments I received from anexpert on this topic:&lt;/P&gt;&lt;P&gt;Error 0xC00038F1 indicates that the PMRs are already enabled at the time of SENTER but that their values do not match what is being requested by the MLE (the description has a typo: it should be OsSinitData). If tboot is being used, since tboot does not enable the PMRs itself, this would indicate some SW that runs before tboot has set them.&lt;/P&gt;&lt;P&gt;The TXTCR_DPR register is the DMA Protected Region register. It will be documented in the next version of the MLE Developers Guide.&lt;/P&gt;&lt;P&gt;David Ott&lt;/P&gt;</description>
      <pubDate>Mon, 26 Apr 2010 22:25:21 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Questions-about-SENTER-err-code-DPR-base/m-p/853940#M7139</guid>
      <dc:creator>David_O_Intel1</dc:creator>
      <dc:date>2010-04-26T22:25:21Z</dc:date>
    </item>
    <item>
      <title>Questions about SENTER err code &amp; DPR base</title>
      <link>https://community.intel.com/t5/Software-Archive/Questions-about-SENTER-err-code-DPR-base/m-p/853941#M7140</link>
      <description>Thx, David. =)</description>
      <pubDate>Mon, 26 Apr 2010 23:26:06 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Questions-about-SENTER-err-code-DPR-base/m-p/853941#M7140</guid>
      <dc:creator>windbytes</dc:creator>
      <dc:date>2010-04-26T23:26:06Z</dc:date>
    </item>
  </channel>
</rss>

