<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Encoding for x86 VMCS field “ENCLV-Exiting Bitmap” in Software Archive</title>
    <link>https://community.intel.com/t5/Software-Archive/Encoding-for-x86-VMCS-field-ENCLV-Exiting-Bitmap/m-p/1163156#M79107</link>
    <description>&lt;P&gt;The Intel® 64 and IA-32 Architectures Software Developer's Manual &lt;A href="https://community.intel.com/legacyfs/online/drupal_files/managed/7c/f1/326019-sdm-vol-3c.pdf"&gt;Volume 3C: System Programming Guide, Part 3&lt;/A&gt;&amp;nbsp;includes the following description of a control field component of the virtual machine control structure (VMCS):&lt;/P&gt;&lt;BLOCKQUOTE&gt;&lt;P&gt;&lt;STRONG&gt;24.6.17 ENCLV-Exiting Bitmap&lt;/STRONG&gt;&lt;BR /&gt;&lt;BR /&gt;The &lt;STRONG&gt;ENCLV-exiting bitmap&lt;/STRONG&gt;&amp;nbsp;is a 64-bit field. If the “enable ENCLV exiting” VM-execution control is 1, execution of ENCLV causes a VM exit if the bit in this field corresponding to the value of EAX is 1. If the bit is 0, the instruction executes normally. See Section 25.1.3 for more information.&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;However, the encoding for this field is not given in Appendix B of &lt;A href="https://community.intel.com/legacyfs/online/drupal_files/managed/7c/f1/332831-sdm-vol-3d.pdf"&gt;Volume 3D&lt;/A&gt;&amp;nbsp;(where one would expect it to be listed in Table B-4 "Encodings for 64-Bit Control Fields").&lt;/P&gt;&lt;P&gt;Where can one find the encoding for this field, or else how can one report the omission to Intel?&lt;/P&gt;</description>
    <pubDate>Sat, 02 Mar 2019 22:38:33 GMT</pubDate>
    <dc:creator>eggyal</dc:creator>
    <dc:date>2019-03-02T22:38:33Z</dc:date>
    <item>
      <title>Encoding for x86 VMCS field “ENCLV-Exiting Bitmap”</title>
      <link>https://community.intel.com/t5/Software-Archive/Encoding-for-x86-VMCS-field-ENCLV-Exiting-Bitmap/m-p/1163156#M79107</link>
      <description>&lt;P&gt;The Intel® 64 and IA-32 Architectures Software Developer's Manual &lt;A href="https://community.intel.com/legacyfs/online/drupal_files/managed/7c/f1/326019-sdm-vol-3c.pdf"&gt;Volume 3C: System Programming Guide, Part 3&lt;/A&gt;&amp;nbsp;includes the following description of a control field component of the virtual machine control structure (VMCS):&lt;/P&gt;&lt;BLOCKQUOTE&gt;&lt;P&gt;&lt;STRONG&gt;24.6.17 ENCLV-Exiting Bitmap&lt;/STRONG&gt;&lt;BR /&gt;&lt;BR /&gt;The &lt;STRONG&gt;ENCLV-exiting bitmap&lt;/STRONG&gt;&amp;nbsp;is a 64-bit field. If the “enable ENCLV exiting” VM-execution control is 1, execution of ENCLV causes a VM exit if the bit in this field corresponding to the value of EAX is 1. If the bit is 0, the instruction executes normally. See Section 25.1.3 for more information.&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;However, the encoding for this field is not given in Appendix B of &lt;A href="https://community.intel.com/legacyfs/online/drupal_files/managed/7c/f1/332831-sdm-vol-3d.pdf"&gt;Volume 3D&lt;/A&gt;&amp;nbsp;(where one would expect it to be listed in Table B-4 "Encodings for 64-Bit Control Fields").&lt;/P&gt;&lt;P&gt;Where can one find the encoding for this field, or else how can one report the omission to Intel?&lt;/P&gt;</description>
      <pubDate>Sat, 02 Mar 2019 22:38:33 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Encoding-for-x86-VMCS-field-ENCLV-Exiting-Bitmap/m-p/1163156#M79107</guid>
      <dc:creator>eggyal</dc:creator>
      <dc:date>2019-03-02T22:38:33Z</dc:date>
    </item>
  </channel>
</rss>

