<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Using the internal SRAM in PXA270 in Software Archive</title>
    <link>https://community.intel.com/t5/Software-Archive/Using-the-internal-SRAM-in-PXA270/m-p/872006#M8604</link>
    <description>&lt;DIV class="ForumPostContentText" id="_ctl0__ctl1_bcr__ctl0___PostRepeater__ctl2_PostViewWrapper"&gt;
&lt;P&gt;Iara,&lt;/P&gt;
&lt;P&gt;Thanks for your inquiry. The PXA270 processor is now owned and supported by Marvell (see: &lt;A href="http://www.marvell.com/"&gt;&lt;FONT color="#0860a8"&gt;&lt;/FONT&gt;&lt;/A&gt;&lt;A href="http://www.marvell.com/" target="_blank"&gt;http://www.marvell.com/&lt;/A&gt;). This is a change that took effect in 2006. You might check their web site or support groups for more information.&lt;/P&gt;&lt;/DIV&gt;</description>
    <pubDate>Thu, 05 Apr 2007 15:11:13 GMT</pubDate>
    <dc:creator>James_M_Intel1</dc:creator>
    <dc:date>2007-04-05T15:11:13Z</dc:date>
    <item>
      <title>Using the internal SRAM in PXA270</title>
      <link>https://community.intel.com/t5/Software-Archive/Using-the-internal-SRAM-in-PXA270/m-p/872005#M8603</link>
      <description>&lt;P&gt;Hi all,&lt;/P&gt;
&lt;P&gt;I'm trying to use the function "xscale_sram_malloc_user" on PXA270 on Linux (patched by intel mainstone, &lt;A href="http://ftp.linux.org.uk/pub/linux/people/arm/people/xscale/mainstone/12-29-2004/"&gt;http://ftp.linux.org.uk/pub/linux/people/arm/people/xscale/mainstone/12-29-2004/&lt;/A&gt;). I want to allocate a block from internal SRAM of pxa270, and use in user space. So I am going to use the API "void *xscale_sram_malloc_user(size_t size, u32 virtual_sram_base, u32 pid)" But I cannot know that how can i get virtual_sram_base&lt;BR /&gt;"virtual_sram_base - the virtual address of sram_base as assigned by a call to mmap."&lt;BR /&gt;WhatI should do?&lt;/P&gt;
&lt;P&gt;Thanks and regards,&lt;/P&gt;
&lt;P&gt;Iara&lt;/P&gt;</description>
      <pubDate>Thu, 05 Apr 2007 05:16:32 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Using-the-internal-SRAM-in-PXA270/m-p/872005#M8603</guid>
      <dc:creator>iara</dc:creator>
      <dc:date>2007-04-05T05:16:32Z</dc:date>
    </item>
    <item>
      <title>Re: Using the internal SRAM in PXA270</title>
      <link>https://community.intel.com/t5/Software-Archive/Using-the-internal-SRAM-in-PXA270/m-p/872006#M8604</link>
      <description>&lt;DIV class="ForumPostContentText" id="_ctl0__ctl1_bcr__ctl0___PostRepeater__ctl2_PostViewWrapper"&gt;
&lt;P&gt;Iara,&lt;/P&gt;
&lt;P&gt;Thanks for your inquiry. The PXA270 processor is now owned and supported by Marvell (see: &lt;A href="http://www.marvell.com/"&gt;&lt;FONT color="#0860a8"&gt;&lt;/FONT&gt;&lt;/A&gt;&lt;A href="http://www.marvell.com/" target="_blank"&gt;http://www.marvell.com/&lt;/A&gt;). This is a change that took effect in 2006. You might check their web site or support groups for more information.&lt;/P&gt;&lt;/DIV&gt;</description>
      <pubDate>Thu, 05 Apr 2007 15:11:13 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Archive/Using-the-internal-SRAM-in-PXA270/m-p/872006#M8604</guid>
      <dc:creator>James_M_Intel1</dc:creator>
      <dc:date>2007-04-05T15:11:13Z</dc:date>
    </item>
  </channel>
</rss>

