<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Hi, in Intel® Software Guard Extensions (Intel® SGX)</title>
    <link>https://community.intel.com/t5/Intel-Software-Guard-Extensions/About-EPC-size/m-p/1160585#M2843</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 12px;"&gt;In SGX2 &amp;nbsp;there is &amp;nbsp;&lt;/SPAN&gt;Statically Alloc&lt;SPAN style="font-size: 13.008px;"&gt;ated &amp;nbsp;memory and dynamically allocated memory. The size of the statically allocated memory is fixed and &amp;nbsp;the value is not known as of now. &lt;/SPAN&gt;&lt;SPAN style="font-size: 12px;"&gt;SGX2 Extensions give software the ability to dynamically add and remove pages from an enclave and to manage the attributes of enclave pages.&lt;/SPAN&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="comparision.png"&gt;&lt;img src="https://community.intel.com/t5/image/serverpage/image-id/9644i769B8E5333244F86/image-size/large?v=v2&amp;amp;px=999&amp;amp;whitelist-exif-data=Orientation%2CResolution%2COriginalDefaultFinalSize%2CCopyright" role="button" title="comparision.png" alt="comparision.png" /&gt;&lt;/span&gt;&lt;/P&gt;

&lt;P&gt;In Section 4 of this document you can read how the dynamic memory management is done--&lt;A href="http://caslab.csl.yale.edu/workshops/hasp2016/HASP16-17.pdf" rel="nofollow" style="font-size: 12px;"&gt;http://caslab.csl.yale.edu/workshops/hasp2016/HASP16-17.pdf&lt;/A&gt;&lt;/P&gt;

&lt;P style="word-wrap: break-word; font-size: 12px;"&gt;&lt;A href="http://caslab.csl.yale.edu/workshops/hasp2016/HASP16-16_slides.pdf" rel="nofollow"&gt;http://caslab.csl.yale.edu/workshops/hasp2016/HASP16-16_slides.pdf&lt;/A&gt;&lt;/P&gt;

&lt;P style="word-wrap: break-word; font-size: 12px;"&gt;&lt;A href="http://www.cs.wayne.edu/fengwei/16fa-csc6991/slides/5-SGX1.pdf" rel="nofollow"&gt;http://www.cs.wayne.edu/fengwei/16fa-csc6991/slides/5-SGX1.pdf&lt;/A&gt;&lt;/P&gt;

&lt;P style="word-wrap: break-word; font-size: 12px;"&gt;&amp;nbsp;&lt;/P&gt;

&lt;P style="word-wrap: break-word; font-size: 12px;"&gt;Regards,&lt;/P&gt;

&lt;P style="word-wrap: break-word; font-size: 12px;"&gt;Anusha&lt;/P&gt;</description>
    <pubDate>Thu, 03 Aug 2017 12:49:00 GMT</pubDate>
    <dc:creator>Anusha_K_Intel</dc:creator>
    <dc:date>2017-08-03T12:49:00Z</dc:date>
    <item>
      <title>About EPC size</title>
      <link>https://community.intel.com/t5/Intel-Software-Guard-Extensions/About-EPC-size/m-p/1160584#M2842</link>
      <description>&lt;P&gt;At SGXv1, there is a EPC limitation 128MB.&lt;/P&gt;

&lt;P&gt;is there a plan for extending the maximum size of EPC at SGXv2?&lt;/P&gt;

&lt;P&gt;I know that SGXv2 will be releasing with Dynamic memory allocation feature. Does it mean that the maximum size of EPC is fixed and when the memory is allocated more than the maximum size, the page will be swapped?&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;thanks&lt;/P&gt;</description>
      <pubDate>Thu, 03 Aug 2017 11:15:14 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Software-Guard-Extensions/About-EPC-size/m-p/1160584#M2842</guid>
      <dc:creator>sera_l_</dc:creator>
      <dc:date>2017-08-03T11:15:14Z</dc:date>
    </item>
    <item>
      <title>Hi,</title>
      <link>https://community.intel.com/t5/Intel-Software-Guard-Extensions/About-EPC-size/m-p/1160585#M2843</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 12px;"&gt;In SGX2 &amp;nbsp;there is &amp;nbsp;&lt;/SPAN&gt;Statically Alloc&lt;SPAN style="font-size: 13.008px;"&gt;ated &amp;nbsp;memory and dynamically allocated memory. The size of the statically allocated memory is fixed and &amp;nbsp;the value is not known as of now. &lt;/SPAN&gt;&lt;SPAN style="font-size: 12px;"&gt;SGX2 Extensions give software the ability to dynamically add and remove pages from an enclave and to manage the attributes of enclave pages.&lt;/SPAN&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="comparision.png"&gt;&lt;img src="https://community.intel.com/t5/image/serverpage/image-id/9644i769B8E5333244F86/image-size/large?v=v2&amp;amp;px=999&amp;amp;whitelist-exif-data=Orientation%2CResolution%2COriginalDefaultFinalSize%2CCopyright" role="button" title="comparision.png" alt="comparision.png" /&gt;&lt;/span&gt;&lt;/P&gt;

&lt;P&gt;In Section 4 of this document you can read how the dynamic memory management is done--&lt;A href="http://caslab.csl.yale.edu/workshops/hasp2016/HASP16-17.pdf" rel="nofollow" style="font-size: 12px;"&gt;http://caslab.csl.yale.edu/workshops/hasp2016/HASP16-17.pdf&lt;/A&gt;&lt;/P&gt;

&lt;P style="word-wrap: break-word; font-size: 12px;"&gt;&lt;A href="http://caslab.csl.yale.edu/workshops/hasp2016/HASP16-16_slides.pdf" rel="nofollow"&gt;http://caslab.csl.yale.edu/workshops/hasp2016/HASP16-16_slides.pdf&lt;/A&gt;&lt;/P&gt;

&lt;P style="word-wrap: break-word; font-size: 12px;"&gt;&lt;A href="http://www.cs.wayne.edu/fengwei/16fa-csc6991/slides/5-SGX1.pdf" rel="nofollow"&gt;http://www.cs.wayne.edu/fengwei/16fa-csc6991/slides/5-SGX1.pdf&lt;/A&gt;&lt;/P&gt;

&lt;P style="word-wrap: break-word; font-size: 12px;"&gt;&amp;nbsp;&lt;/P&gt;

&lt;P style="word-wrap: break-word; font-size: 12px;"&gt;Regards,&lt;/P&gt;

&lt;P style="word-wrap: break-word; font-size: 12px;"&gt;Anusha&lt;/P&gt;</description>
      <pubDate>Thu, 03 Aug 2017 12:49:00 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Software-Guard-Extensions/About-EPC-size/m-p/1160585#M2843</guid>
      <dc:creator>Anusha_K_Intel</dc:creator>
      <dc:date>2017-08-03T12:49:00Z</dc:date>
    </item>
  </channel>
</rss>

