<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re:How intel SGX expands EPC memory? in Intel® Software Guard Extensions (Intel® SGX)</title>
    <link>https://community.intel.com/t5/Intel-Software-Guard-Extensions/How-intel-SGX-expands-EPC-memory/m-p/1340718#M5024</link>
    <description>&lt;P&gt;&lt;B&gt;This thread has been marked as answered and Intel will no longer monitor this thread. If you want a response from Intel in a follow-up question, please open a new thread.&lt;/B&gt;&lt;/P&gt;&lt;BR /&gt;</description>
    <pubDate>Wed, 01 Dec 2021 23:09:21 GMT</pubDate>
    <dc:creator>JesusG_Intel</dc:creator>
    <dc:date>2021-12-01T23:09:21Z</dc:date>
    <item>
      <title>How intel SGX expands EPC memory?</title>
      <link>https://community.intel.com/t5/Intel-Software-Guard-Extensions/How-intel-SGX-expands-EPC-memory/m-p/1340113#M5017</link>
      <description>&lt;P&gt;I run&amp;nbsp;&lt;A href="https://github.com/ayeks/SGX-hardware" target="_self"&gt;test-sgx&lt;/A&gt;&amp;nbsp; and result is:&lt;/P&gt;
&lt;P&gt;SGX1&amp;nbsp;enabled servers&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="enclave_Research_0-1638242792182.png" style="width: 400px;"&gt;&lt;img src="https://community.intel.com/t5/image/serverpage/image-id/24427iF564D40AC30C9024/image-size/medium/is-moderation-mode/true?v=v2&amp;amp;px=400&amp;amp;whitelist-exif-data=Orientation%2CResolution%2COriginalDefaultFinalSize%2CCopyright" role="button" title="enclave_Research_0-1638242792182.png" alt="enclave_Research_0-1638242792182.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;SGX2 enabled servers&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="enclave_Research_1-1638242914213.png" style="width: 400px;"&gt;&lt;img src="https://community.intel.com/t5/image/serverpage/image-id/24428i3ACEB2E0E575E6F0/image-size/medium/is-moderation-mode/true?v=v2&amp;amp;px=400&amp;amp;whitelist-exif-data=Orientation%2CResolution%2COriginalDefaultFinalSize%2CCopyright" role="button" title="enclave_Research_1-1638242914213.png" alt="enclave_Research_1-1638242914213.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;how can I&amp;nbsp;expands EPC memory?&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 30 Nov 2021 03:29:35 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Software-Guard-Extensions/How-intel-SGX-expands-EPC-memory/m-p/1340113#M5017</guid>
      <dc:creator>enclave_Research</dc:creator>
      <dc:date>2021-11-30T03:29:35Z</dc:date>
    </item>
    <item>
      <title>Re:How intel SGX expands EPC memory?</title>
      <link>https://community.intel.com/t5/Intel-Software-Guard-Extensions/How-intel-SGX-expands-EPC-memory/m-p/1340316#M5018</link>
      <description>&lt;P&gt;Hello enclave_research,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;You cannot increase the amount of EPC memory available on a platform. However, in an SGX 2 platform, you can dynamically allocate EPC memory to an enclave during run-time. On an SGX 1 platform, the amount of allocated heap and stack is set at enclave build-time and cannot be changed at run-time.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The Enclave Configuration File controls how much heap and stack is allocated to enclaves. Refer to section Enclave Configuration File in the SGX Developer Reference for more details on the fields in the Enclave Configuration File.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;In an SGX 2 platform, the fields &lt;SPAN style="font-family: courier;"&gt;StackMinSize&lt;/SPAN&gt;, &lt;SPAN style="font-family: courier;"&gt;StackMaxSize&lt;/SPAN&gt;, &lt;SPAN style="font-family: courier;"&gt;HeapMinSize&lt;/SPAN&gt;, &lt;SPAN style="font-family: courier;"&gt;HeapMaxSize&lt;/SPAN&gt; determine how much stack and heap are available to an enclave at run-time. In a Linux system, if these values exceed the total amount of EPC, then paging will occur. In SGX 1, &lt;SPAN style="font-family: courier;"&gt;HeapInitSize&lt;/SPAN&gt; is the only relevant field for setting the amount of heap available to an enclave and &lt;SPAN style="font-family: courier;"&gt;StackMaxSize&lt;/SPAN&gt; is the total amount of stack memory available.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Refer to &lt;A href="https://caslab.csl.yale.edu/workshops/hasp2016/HASP16-17.pdf" rel="noopener noreferrer" target="_blank"&gt;Intel Software Guard Extensions Software Support for Dynamic Memory Allocation inside an Enclave&lt;/A&gt; for a complete description of dynamic memory management with SGX 2. The &lt;A href="https://caslab.csl.yale.edu/workshops/hasp2016/HASP16-17.pdf" rel="noopener noreferrer" target="_blank"&gt;paper&lt;/A&gt; states:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;"For SGX2, this schema of the enclave configuration has been extended to accommodate parameters relating to reserved address space for expandable/creatable components. Newly added parameters include, but are not limited to&lt;/P&gt;&lt;P&gt;• Min/Max heap sizes&lt;/P&gt;&lt;P&gt;• Min/Max stack sizes&lt;/P&gt;&lt;P&gt;• Min/Max number of threads"&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;These &lt;A href="https://caslab.csl.yale.edu/workshops/hasp2016/HASP16-16_slides.pdf" rel="noopener noreferrer" target="_blank"&gt;slides&lt;/A&gt; provide a good a summary of SGX 2 dynamic memory management.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Sincerely,&lt;/P&gt;&lt;P&gt;Jesus G.&lt;/P&gt;&lt;P&gt;Intel Customer Support&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Tue, 30 Nov 2021 18:03:32 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Software-Guard-Extensions/How-intel-SGX-expands-EPC-memory/m-p/1340316#M5018</guid>
      <dc:creator>JesusG_Intel</dc:creator>
      <dc:date>2021-11-30T18:03:32Z</dc:date>
    </item>
    <item>
      <title>Re:How intel SGX expands EPC memory?</title>
      <link>https://community.intel.com/t5/Intel-Software-Guard-Extensions/How-intel-SGX-expands-EPC-memory/m-p/1340718#M5024</link>
      <description>&lt;P&gt;&lt;B&gt;This thread has been marked as answered and Intel will no longer monitor this thread. If you want a response from Intel in a follow-up question, please open a new thread.&lt;/B&gt;&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Wed, 01 Dec 2021 23:09:21 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Software-Guard-Extensions/How-intel-SGX-expands-EPC-memory/m-p/1340718#M5024</guid>
      <dc:creator>JesusG_Intel</dc:creator>
      <dc:date>2021-12-01T23:09:21Z</dc:date>
    </item>
  </channel>
</rss>

