<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>tópico Re:Intel SGX EPC page size na Intel® Software Guard Extensions (Intel® SGX)</title>
    <link>https://community.intel.com/t5/Intel-Software-Guard-Extensions/Intel-SGX-EPC-page-size/m-p/1420208#M5489</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;3rd Generation Intel® Xeon® Scalable Processors support 512 GB of EPC size, which adds up to 1 TB on a two-socket platform. Refer this &lt;A href="https://www.intel.com/content/www/us/en/support/articles/000059614/software/intel-security-products.html" rel="noopener noreferrer" target="_blank"&gt;Article&lt;/A&gt; for more information. As for 4th Generation Intel® Xeon® Scalable Processors, such feature is yet to be officially validated.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The Enclave pages are 4KB in size. When enclaves are larger than the total memory available to the EPC, enclave paging can be used by privileged SW to evict some pages to swap in other pages.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Hope this is helpful.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Ken&lt;/P&gt;&lt;BR /&gt;</description>
    <pubDate>Fri, 07 Oct 2022 07:10:11 GMT</pubDate>
    <dc:creator>KFPW_Intel</dc:creator>
    <dc:date>2022-10-07T07:10:11Z</dc:date>
    <item>
      <title>Intel SGX EPC page size</title>
      <link>https://community.intel.com/t5/Intel-Software-Guard-Extensions/Intel-SGX-EPC-page-size/m-p/1419946#M5488</link>
      <description>&lt;P&gt;Do the &lt;SPAN&gt;3rd and 4th &lt;/SPAN&gt;&lt;SPAN&gt;Gen Intel® Xeon® Scalable Processors support large pages for the EPC pages ? Is the only page size supported 4kb ? &lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 06 Oct 2022 09:15:01 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Software-Guard-Extensions/Intel-SGX-EPC-page-size/m-p/1419946#M5488</guid>
      <dc:creator>boukhari</dc:creator>
      <dc:date>2022-10-06T09:15:01Z</dc:date>
    </item>
    <item>
      <title>Re:Intel SGX EPC page size</title>
      <link>https://community.intel.com/t5/Intel-Software-Guard-Extensions/Intel-SGX-EPC-page-size/m-p/1420208#M5489</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;3rd Generation Intel® Xeon® Scalable Processors support 512 GB of EPC size, which adds up to 1 TB on a two-socket platform. Refer this &lt;A href="https://www.intel.com/content/www/us/en/support/articles/000059614/software/intel-security-products.html" rel="noopener noreferrer" target="_blank"&gt;Article&lt;/A&gt; for more information. As for 4th Generation Intel® Xeon® Scalable Processors, such feature is yet to be officially validated.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The Enclave pages are 4KB in size. When enclaves are larger than the total memory available to the EPC, enclave paging can be used by privileged SW to evict some pages to swap in other pages.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Hope this is helpful.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Ken&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Fri, 07 Oct 2022 07:10:11 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Software-Guard-Extensions/Intel-SGX-EPC-page-size/m-p/1420208#M5489</guid>
      <dc:creator>KFPW_Intel</dc:creator>
      <dc:date>2022-10-07T07:10:11Z</dc:date>
    </item>
  </channel>
</rss>

