<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Load Hit LFB on SW/HW Pref - what does it count in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/Load-Hit-LFB-on-SW-HW-Pref-what-does-it-count/m-p/828944#M1087</link>
    <description>Hi,&lt;DIV&gt;&lt;SPAN style="white-space: pre;"&gt;	&lt;/SPAN&gt;I'm looking at PMC 0x4C here:&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;A href="http://software.intel.com/sites/products/documentation/hpc/amplifierxe/en-us/lin/ug_docs/reference/index.htm#snb/events/about_front_end_performance_tuning_events.html"&gt;http://software.intel.com/sites/products/documentation/hpc/amplifierxe/en-us/lin/ug_docs/reference/index.htm#snb/events/about_front_end_performance_tuning_events.html&lt;/A&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;The documentation implies this counter allows one to measure the effectiveness of HW and SW prefetching by counting the number of "loads dispatched" (through ports 2 and 3?) which hit upon a previously requested line which was requested by either SW_PF or HW_PF (selectable via umask 0x01 or 0x02).&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Question, the documentation says it does not include sw pref requests, does it increment on hw prefetch requests?&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Question, if it only increments on uops dispatched does it increment only on LOADS or does it also increment on STORES? You could have a LFB allocated for SW_PF and then a store is attempted to that line?&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Thanks&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;very useful counter btw..&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;perfwise&lt;/DIV&gt;</description>
    <pubDate>Fri, 16 Sep 2011 21:31:59 GMT</pubDate>
    <dc:creator>perfwise</dc:creator>
    <dc:date>2011-09-16T21:31:59Z</dc:date>
    <item>
      <title>Load Hit LFB on SW/HW Pref - what does it count</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Load-Hit-LFB-on-SW-HW-Pref-what-does-it-count/m-p/828944#M1087</link>
      <description>Hi,&lt;DIV&gt;&lt;SPAN style="white-space: pre;"&gt;	&lt;/SPAN&gt;I'm looking at PMC 0x4C here:&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;A href="http://software.intel.com/sites/products/documentation/hpc/amplifierxe/en-us/lin/ug_docs/reference/index.htm#snb/events/about_front_end_performance_tuning_events.html"&gt;http://software.intel.com/sites/products/documentation/hpc/amplifierxe/en-us/lin/ug_docs/reference/index.htm#snb/events/about_front_end_performance_tuning_events.html&lt;/A&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;The documentation implies this counter allows one to measure the effectiveness of HW and SW prefetching by counting the number of "loads dispatched" (through ports 2 and 3?) which hit upon a previously requested line which was requested by either SW_PF or HW_PF (selectable via umask 0x01 or 0x02).&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Question, the documentation says it does not include sw pref requests, does it increment on hw prefetch requests?&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Question, if it only increments on uops dispatched does it increment only on LOADS or does it also increment on STORES? You could have a LFB allocated for SW_PF and then a store is attempted to that line?&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Thanks&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;very useful counter btw..&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;perfwise&lt;/DIV&gt;</description>
      <pubDate>Fri, 16 Sep 2011 21:31:59 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Load-Hit-LFB-on-SW-HW-Pref-what-does-it-count/m-p/828944#M1087</guid>
      <dc:creator>perfwise</dc:creator>
      <dc:date>2011-09-16T21:31:59Z</dc:date>
    </item>
    <item>
      <title>Load Hit LFB on SW/HW Pref - what does it count</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Load-Hit-LFB-on-SW-HW-Pref-what-does-it-count/m-p/828945#M1088</link>
      <description>&lt;P&gt;LOAD_HIT_PRE.SW_PF (event 0x3C, umask 0x1) counts loads (not sw prefetch generated loads) which hit the fill buffers for the lines fetched by the software prefetcher.&lt;BR /&gt;So the counter lets you see how frequently your loads hit buffers fetched by software prefetch instructions.&lt;BR /&gt;&lt;BR /&gt;Similarly,LOAD_HIT_PRE.HW_PF (event 0x3C, umask 0x2) counts loads (not sw prefetch generated loads) which hit the fill buffers for the lines fetched by the hardwareprefetchers.&lt;BR /&gt;So the counter lets you see how frequently your loads hit buffers fetched by hw prefetchers.&lt;BR /&gt;&lt;BR /&gt;And yes, it just counts loads.&lt;BR /&gt;Pat&lt;/P&gt;</description>
      <pubDate>Tue, 20 Sep 2011 22:57:12 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Load-Hit-LFB-on-SW-HW-Pref-what-does-it-count/m-p/828945#M1088</guid>
      <dc:creator>Patrick_F_Intel1</dc:creator>
      <dc:date>2011-09-20T22:57:12Z</dc:date>
    </item>
  </channel>
</rss>

