topic Hello Adrian, in Software Tuning, Performance Optimization & Platform Monitoring

Profiling memory accesses - which counters overlap with which?

Adrian_C_1 — Tue, 03 Sep 2013 19:05:03 GMT

Hi!

I have some Perl scripts that implement some of the top-level vtune profiling for sandy bridge (and SB Xeon.)

Noticably:

* % cycles spent LLC miss: ~ 53%

* % cycles spent doing DTLB walks: ~ 10%

* % cycles spent accessing data modified by another core: ~ 3.5%

My question: when doing DTLB walks (DTLB_LOAD_MISSES.WALK_DURATION) and cycles spent hit'ing on data modified by another core (MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HITM) - do these overlap in any way with the LLC_MISS (ie memory access - MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS) ? Partially overlap? Don't overlap at all?

I'm especially interested in whether the DTLB walks count towards MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS.

Thanks!

-adrian

Hello Adrian,

Patrick_F_Intel1 — Tue, 03 Sep 2013 19:16:49 GMT

Hello Adrian,

I'd have to see the full equation for the metric. Can you post them? Even with the equation it might be hard to tell.

Pat

Hi,

Adrian_C_1 — Tue, 03 Sep 2013 19:21:34 GMT

Hi,

The code is at github.com/erikarn/hwpmc/ . The equations match what's in this PDF:

https://software.intel.com/sites/landingpage/legacy/pdfs/Using_Intel_VTune_Amplifier_XE_on_2nd_Gen_Intel_Core_Family.pdf

Thanks!

-adrian

Hi,

Adrian_C_1 — Tue, 03 Sep 2013 19:21:52 GMT

Hi,

The code is at github.com/erikarn/hwpmc/ . The equations match what's in this PDF:

https://software.intel.com/sites/landingpage/legacy/pdfs/Using_Intel_VTune_Amplifier_XE_on_2nd_Gen_Intel_Core_Family.pdf

Thanks!

-adrian

A 42 pages of images,

Patrick_F_Intel1 — Tue, 03 Sep 2013 19:40:02 GMT

A 42 pages of images, unsearchable document. nice.

The PDF display for me has a

Adrian_C_1 — Tue, 03 Sep 2013 20:20:32 GMT

The PDF display for me has a bunch of images but the formulas are in text, so they're searchable.

bump?

Adrian_C_1 — Wed, 18 Sep 2013 03:07:00 GMT

bump?