<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic I have verified that the in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/pcm-and-memory-bandwidth/m-p/933005#M1597</link>
    <description>&lt;P&gt;I have verified that the uncore events below are in ivybridge as well.&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P&gt;UNC_ARB_TRK_REQUESTS.WRITES # works for rfo (read for ownership) and nontemporal stores. evt num 0x81, umask 0x20, uncore unit=ARB UNC_ARB_TRK_REQUESTS.EVICTIONS # works for wriiteback, evt num 0x81, umask= 0x80, uncore unit= ARB UNC_CBO_CACHE_LOOKUP.ANY_I # works for reads and rfo and nontemporal stores, evt num 0x34, umask 0x88, uncore unit= cbox&lt;/P&gt;
&lt;P&gt;These count full cache line transfers (so the number of bytes moved is 64 * event count).&lt;/P&gt;
&lt;P&gt;There is one 1 CBOX unit per core so you can get the memory reads per core. There is only 1 ARB unit per processor so you don't get the writebacks per core... just a total for the processor. The formula would be total memory bw due to the cores is = 64 * (UNC_ARB_TRK_REQUESTS.EVICTIONS + UNC_CBO_CACHE_LOOKUP.ANY_I ) / elapsed_time&lt;/P&gt;
&lt;P&gt;&lt;A href="#"&gt;Top&lt;/A&gt;&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Sat, 20 Apr 2013 16:48:23 GMT</pubDate>
    <dc:creator>Patrick_F_Intel1</dc:creator>
    <dc:date>2013-04-20T16:48:23Z</dc:date>
    <item>
      <title>pcm and memory bandwidth</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/pcm-and-memory-bandwidth/m-p/933002#M1594</link>
      <description>&lt;P&gt;When looking at the intelpcm (rel 2.4) source, I see that PCM counters on memory bandwidth are not available for Windows and Sandy bridge/Ivy bridge architectures. Can someone recommend a non-invasive approach to measure those ?&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 17 Apr 2013 12:26:45 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/pcm-and-memory-bandwidth/m-p/933002#M1594</guid>
      <dc:creator>paul_z_</dc:creator>
      <dc:date>2013-04-17T12:26:45Z</dc:date>
    </item>
    <item>
      <title>&gt;&gt;&gt;Can someone recommend a</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/pcm-and-memory-bandwidth/m-p/933003#M1595</link>
      <description>&lt;P&gt;&amp;gt;&amp;gt;&amp;gt;Can someone recommend a non-invasive approach to measure those&amp;gt;&amp;gt;&amp;gt;&lt;/P&gt;
&lt;P&gt;Whast do you mean by non-invasive approach?&lt;/P&gt;</description>
      <pubDate>Thu, 18 Apr 2013 17:53:42 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/pcm-and-memory-bandwidth/m-p/933003#M1595</guid>
      <dc:creator>Bernard</dc:creator>
      <dc:date>2013-04-18T17:53:42Z</dc:date>
    </item>
    <item>
      <title>Below is a reply to a similar</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/pcm-and-memory-bandwidth/m-p/933004#M1596</link>
      <description>&lt;P&gt;Below&amp;nbsp;is a&amp;nbsp;reply&amp;nbsp;to a&amp;nbsp;similar question on&amp;nbsp;this forum. You can use VTune Amplifier to measure the bandwidth on sandybridge and ivybridge.&lt;/P&gt;
&lt;P&gt;VTune also has the MMIO bandwidth counters for linux and windows (which PCM added in v2.4 for just linux).&lt;/P&gt;
&lt;P&gt;On sandybridge, you can use the uncore events:&lt;BR /&gt;UNC_ARB_TRK_REQUESTS.WRITES # works for rfo (read for ownership) and nontemporal stores. evt num 0x81, umask 0x20, uncore unit=ARB&lt;BR /&gt;UNC_ARB_TRK_REQUESTS.EVICTIONS # works for wriiteback, evt num 0x81, umask= 0x80, uncore unit= ARB&lt;BR /&gt;UNC_CBO_CACHE_LOOKUP.ANY_I # works for reads and rfo and nontemporal stores, evt num 0x34, umask 0x88, uncore unit= cbox&lt;/P&gt;
&lt;P&gt;These count full cache line transfers (so the number of bytes moved is 64 * event count).&lt;/P&gt;
&lt;P&gt;There is one 1 CBOX unit per core so you can get the memory reads per core.&lt;BR /&gt;There is only 1 ARB unit per processor so you don't get the writebacks per core... just a total for the processor.&lt;BR /&gt;The formula would be total memory bw due to the cores is =&lt;BR /&gt;64 * (UNC_ARB_TRK_REQUESTS.EVICTIONS + UNC_CBO_CACHE_LOOKUP.ANY_I ) / elapsed_time&lt;/P&gt;</description>
      <pubDate>Thu, 18 Apr 2013 19:47:40 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/pcm-and-memory-bandwidth/m-p/933004#M1596</guid>
      <dc:creator>Patrick_F_Intel1</dc:creator>
      <dc:date>2013-04-18T19:47:40Z</dc:date>
    </item>
    <item>
      <title>I have verified that the</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/pcm-and-memory-bandwidth/m-p/933005#M1597</link>
      <description>&lt;P&gt;I have verified that the uncore events below are in ivybridge as well.&lt;/P&gt;
&lt;BLOCKQUOTE&gt;
&lt;P&gt;UNC_ARB_TRK_REQUESTS.WRITES # works for rfo (read for ownership) and nontemporal stores. evt num 0x81, umask 0x20, uncore unit=ARB UNC_ARB_TRK_REQUESTS.EVICTIONS # works for wriiteback, evt num 0x81, umask= 0x80, uncore unit= ARB UNC_CBO_CACHE_LOOKUP.ANY_I # works for reads and rfo and nontemporal stores, evt num 0x34, umask 0x88, uncore unit= cbox&lt;/P&gt;
&lt;P&gt;These count full cache line transfers (so the number of bytes moved is 64 * event count).&lt;/P&gt;
&lt;P&gt;There is one 1 CBOX unit per core so you can get the memory reads per core. There is only 1 ARB unit per processor so you don't get the writebacks per core... just a total for the processor. The formula would be total memory bw due to the cores is = 64 * (UNC_ARB_TRK_REQUESTS.EVICTIONS + UNC_CBO_CACHE_LOOKUP.ANY_I ) / elapsed_time&lt;/P&gt;
&lt;P&gt;&lt;A href="#"&gt;Top&lt;/A&gt;&lt;/P&gt;
&lt;/BLOCKQUOTE&gt;
&lt;P&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Sat, 20 Apr 2013 16:48:23 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/pcm-and-memory-bandwidth/m-p/933005#M1597</guid>
      <dc:creator>Patrick_F_Intel1</dc:creator>
      <dc:date>2013-04-20T16:48:23Z</dc:date>
    </item>
    <item>
      <title>Hi,</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/pcm-and-memory-bandwidth/m-p/933006#M1598</link>
      <description>&lt;P style="font-size: 12px;"&gt;Hi,&lt;/P&gt;

&lt;P style="font-size: 12px;"&gt;&lt;A href="http://www.intel.com/software/pcm"&gt;Intel PCM&lt;/A&gt;&amp;nbsp;V2.8 now supports memory bandwidth metrics on your processor also in Windows (via winpmem driver).&lt;/P&gt;

&lt;P style="font-size: 12px;"&gt;Best regards,&lt;/P&gt;

&lt;P style="font-size: 12px;"&gt;Roman&lt;/P&gt;</description>
      <pubDate>Tue, 23 Dec 2014 08:43:56 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/pcm-and-memory-bandwidth/m-p/933006#M1598</guid>
      <dc:creator>Roman_D_Intel</dc:creator>
      <dc:date>2014-12-23T08:43:56Z</dc:date>
    </item>
  </channel>
</rss>

