<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic &amp;gt;&amp;gt;&amp;gt;Would you please see my in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/RAPL-Package-Power-Estimation-and-capping/m-p/986828#M3304</link>
    <description>&lt;P&gt;&amp;gt;&amp;gt;&amp;gt;Would you please see my post more carefully??&lt;BR /&gt;I know DRAM power model, but I don't know Package(Processor) power model.&amp;gt;.&amp;gt;&amp;gt;&lt;/P&gt;
&lt;P&gt;Sorry, I simply misunderstood your post.&lt;/P&gt;
&lt;P&gt;&amp;gt;&amp;gt;&amp;gt;I have already accessed package energy data.&amp;gt;&amp;gt;&amp;gt;&lt;/P&gt;
&lt;P&gt;Did you write your custom driver for that?&lt;/P&gt;
&lt;P&gt;Thanks in advance.&lt;/P&gt;</description>
    <pubDate>Fri, 18 Jan 2013 21:44:59 GMT</pubDate>
    <dc:creator>Bernard</dc:creator>
    <dc:date>2013-01-18T21:44:59Z</dc:date>
    <item>
      <title>RAPL:Package Power Estimation and capping</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/RAPL-Package-Power-Estimation-and-capping/m-p/986825#M3301</link>
      <description>&lt;P&gt;Hi all.&lt;/P&gt;
&lt;P&gt;I read "Intel® 64 and IA-32 Architectures Software Developer’s Manual Volume 3".&lt;BR /&gt;Then, in it , I found that RAPL can estimate processors and DIMMs energy.&lt;BR /&gt;Also, I found that RAPL can limit power which processors and DIMMs consume.&lt;BR /&gt;&lt;BR /&gt;After that, I looked for information about RAPL.then I found the paper named "RAPL:Memory Power Estimation and Capping", and I read it.&lt;/P&gt;
&lt;P&gt;I have a couple of questions about RAPL.&lt;/P&gt;
&lt;P&gt;(1)&lt;BR /&gt;The paper named "RAPL:Memory Power Estimation and Capping" written in 2010 refers "Memory Power Model", which is "Power = W(act)*A + W(read)*R + W(write)*W + W(cke_h)*CKE_H(adder) + K".&lt;BR /&gt;However, this paper doesn't mention "Package Power Model".&lt;/P&gt;
&lt;P&gt;How is package power estimated ? I'd like to know Package Power Model. Let me know the paper about package or equality of package power model.&lt;BR /&gt;&lt;BR /&gt;(2)&lt;BR /&gt;The paper named "RAPL:Memory Power Estimation and Capping" refers how RAPL caps DRAM power. However, it doesn't mention how RAPL caps package power.&lt;BR /&gt;&lt;BR /&gt;How is package power capped ? Is DVFS or something used?&lt;/P&gt;
&lt;P&gt;Thank you.&lt;/P&gt;</description>
      <pubDate>Wed, 09 Jan 2013 10:28:06 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/RAPL-Package-Power-Estimation-and-capping/m-p/986825#M3301</guid>
      <dc:creator>Masakazu_K_</dc:creator>
      <dc:date>2013-01-09T10:28:06Z</dc:date>
    </item>
    <item>
      <title>&gt;&gt;&gt;However, this paper doesn</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/RAPL-Package-Power-Estimation-and-capping/m-p/986826#M3302</link>
      <description>&lt;P&gt;&amp;gt;&amp;gt;&amp;gt;However, this paper doesn't mention "Package Power Model".&amp;gt;&amp;gt;&amp;gt;&lt;/P&gt;
&lt;P&gt;Package power model is just an equation which is provided by you in your post.&lt;/P&gt;
&lt;P&gt;Do you plan to somehow access and read this data?&lt;/P&gt;</description>
      <pubDate>Sun, 13 Jan 2013 06:35:15 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/RAPL-Package-Power-Estimation-and-capping/m-p/986826#M3302</guid>
      <dc:creator>Bernard</dc:creator>
      <dc:date>2013-01-13T06:35:15Z</dc:date>
    </item>
    <item>
      <title>Hi iiyapolak.Would you please</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/RAPL-Package-Power-Estimation-and-capping/m-p/986827#M3303</link>
      <description>&lt;P&gt;Hi iiyapolak.&lt;BR /&gt;Would you please see my post more carefully??&lt;BR /&gt;I know DRAM power model, but I don't know Package(Processor) power model.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;gt;&amp;gt; Do you plan to somehow access and read this data?&lt;BR /&gt;I have already accessed package energy data.&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 18 Jan 2013 15:32:00 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/RAPL-Package-Power-Estimation-and-capping/m-p/986827#M3303</guid>
      <dc:creator>Masakazu_K_</dc:creator>
      <dc:date>2013-01-18T15:32:00Z</dc:date>
    </item>
    <item>
      <title>&gt;&gt;&gt;Would you please see my</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/RAPL-Package-Power-Estimation-and-capping/m-p/986828#M3304</link>
      <description>&lt;P&gt;&amp;gt;&amp;gt;&amp;gt;Would you please see my post more carefully??&lt;BR /&gt;I know DRAM power model, but I don't know Package(Processor) power model.&amp;gt;.&amp;gt;&amp;gt;&lt;/P&gt;
&lt;P&gt;Sorry, I simply misunderstood your post.&lt;/P&gt;
&lt;P&gt;&amp;gt;&amp;gt;&amp;gt;I have already accessed package energy data.&amp;gt;&amp;gt;&amp;gt;&lt;/P&gt;
&lt;P&gt;Did you write your custom driver for that?&lt;/P&gt;
&lt;P&gt;Thanks in advance.&lt;/P&gt;</description>
      <pubDate>Fri, 18 Jan 2013 21:44:59 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/RAPL-Package-Power-Estimation-and-capping/m-p/986828#M3304</guid>
      <dc:creator>Bernard</dc:creator>
      <dc:date>2013-01-18T21:44:59Z</dc:date>
    </item>
  </channel>
</rss>

