<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic The performance counter event in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/Offcore-counters-for-each-core-in-a-socket/m-p/997778#M3478</link>
    <description>&lt;P&gt;The performance counter event labelled "offcore response" is a &lt;EM&gt;&lt;STRONG&gt;core&lt;/STRONG&gt;&lt;/EM&gt; counter that is incremented in response to counts that are associated with transactions initiated by that specific core.&amp;nbsp; When HyperThreading is enabled, the counts are supposed to be associated with the specific thread, but I have not tested this configuration.&lt;/P&gt;

&lt;P&gt;There are often bugs in performance counter implementations, so it is a good idea to read the notes relevant to your processor in Chapters 18 and (especially) 19 of Volume 3 of the SW Developer's Guide, and to look for known bugs reported in the processor Specification Update document for your processor.&lt;/P&gt;</description>
    <pubDate>Tue, 03 Feb 2015 22:35:32 GMT</pubDate>
    <dc:creator>McCalpinJohn</dc:creator>
    <dc:date>2015-02-03T22:35:32Z</dc:date>
    <item>
      <title>Offcore counters for each core in a socket</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Offcore-counters-for-each-core-in-a-socket/m-p/997777#M3477</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;

&lt;P&gt;I have a doubt regarding off-core response event programming on Nehalem.&lt;/P&gt;

&lt;P&gt;I'm working on a&amp;nbsp;Intel(R) Xeon(R) CPU &amp;nbsp;X5550 system with 2 sockets - each containing 4 cores (Hyperthreading is enabled).&lt;/P&gt;

&lt;P&gt;I'm trying to count the number of LLC Hits and Misses encountered by each core in the system separately. In this regard, I saw the section in the Nehalem programming guide about off-core response programming.&lt;/P&gt;

&lt;P&gt;&lt;STRONG&gt;Question:&lt;/STRONG&gt;&lt;/P&gt;

&lt;P&gt;Can the offcore events such as LLC Hits and Misses be counted separately for each core in the socket? Or do the counts cover all the cores at a time?&lt;/P&gt;

&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;For example: lets say I count the number of LLC Hits on socket 0 as 1000. Does this mean that&lt;/P&gt;

&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;(a) all the cores on that socket combined had 1000 LLC Hits OR&lt;/P&gt;

&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;(b) that the core on which the thread was running encountered 1000 hits.&lt;/P&gt;

&lt;P&gt;Ideally, I would like to be able to count the offcore stats for each core separately.&lt;/P&gt;

&lt;P&gt;Thanks in advance,&lt;/P&gt;

&lt;P&gt;Jithin&lt;/P&gt;</description>
      <pubDate>Tue, 03 Feb 2015 22:11:02 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Offcore-counters-for-each-core-in-a-socket/m-p/997777#M3477</guid>
      <dc:creator>Jithin_Parayil_T_</dc:creator>
      <dc:date>2015-02-03T22:11:02Z</dc:date>
    </item>
    <item>
      <title>The performance counter event</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Offcore-counters-for-each-core-in-a-socket/m-p/997778#M3478</link>
      <description>&lt;P&gt;The performance counter event labelled "offcore response" is a &lt;EM&gt;&lt;STRONG&gt;core&lt;/STRONG&gt;&lt;/EM&gt; counter that is incremented in response to counts that are associated with transactions initiated by that specific core.&amp;nbsp; When HyperThreading is enabled, the counts are supposed to be associated with the specific thread, but I have not tested this configuration.&lt;/P&gt;

&lt;P&gt;There are often bugs in performance counter implementations, so it is a good idea to read the notes relevant to your processor in Chapters 18 and (especially) 19 of Volume 3 of the SW Developer's Guide, and to look for known bugs reported in the processor Specification Update document for your processor.&lt;/P&gt;</description>
      <pubDate>Tue, 03 Feb 2015 22:35:32 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Offcore-counters-for-each-core-in-a-socket/m-p/997778#M3478</guid>
      <dc:creator>McCalpinJohn</dc:creator>
      <dc:date>2015-02-03T22:35:32Z</dc:date>
    </item>
    <item>
      <title>Thanks John.</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Offcore-counters-for-each-core-in-a-socket/m-p/997779#M3479</link>
      <description>&lt;P&gt;Thanks John.&lt;/P&gt;</description>
      <pubDate>Thu, 05 Feb 2015 19:13:03 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Offcore-counters-for-each-core-in-a-socket/m-p/997779#M3479</guid>
      <dc:creator>Jithin_Parayil_T_</dc:creator>
      <dc:date>2015-02-05T19:13:03Z</dc:date>
    </item>
  </channel>
</rss>

