<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic &amp;gt;&amp;gt;&amp;gt;Software Developer’s in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/Performance-Monitoring-Events-for-eDram/m-p/1015496#M3886</link>
    <description>&lt;P&gt;&amp;gt;&amp;gt;&amp;gt;Software Developer’s Manual, Ch. 19-3, there is no performance-monitoring event that is directly related to eDram cache. Is that just because the manual has not been updated?&amp;gt;&amp;gt;&amp;gt;&lt;/P&gt;

&lt;P&gt;What is your latest revision of SDM?&lt;/P&gt;</description>
    <pubDate>Mon, 04 Aug 2014 07:06:08 GMT</pubDate>
    <dc:creator>Bernard</dc:creator>
    <dc:date>2014-08-04T07:06:08Z</dc:date>
    <item>
      <title>Performance-Monitoring Events for eDram?</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Performance-Monitoring-Events-for-eDram/m-p/1015495#M3885</link>
      <description>&lt;P&gt;I am a grad student whose research is mainly about memory hierarchy. To understand the latest eDram cache architecture in Haswell (e.g. i7-4770R) more, I was trying to use PMC to verify some detail in this paper: &lt;FONT size="2"&gt;&lt;SPAN style="font-size:10pt;"&gt;&lt;A href="https://owa.exchange.mit.edu/owa/redir.aspx?C=8KuJMF9AykiQzKDOcmzJ6x7ISu5OgdEIfLeJNTUe6cZh-pjQbnXVqmoWJTsoyN1vWs27kiMDW6s.&amp;amp;URL=http%3a%2f%2fcomputingnow.computer.org%2fcms%2fComputer.org%2fComputingNow%2fissues%2f2014%2f06%2fmmi2014020006.pdf" target="_blank"&gt;http://computingnow.computer.org/cms/Computer.org/ComputingNow/issues/2014/06/mmi2014020006.pdf&lt;/A&gt;&lt;/SPAN&gt;&lt;/FONT&gt;. However, according to the Software Developer’s Manual, Ch. 19-3, there is no performance-monitoring event that is directly related to eDram cache. Is that just because the manual has not been updated? Or there is no such thing for eDram, and I have to measure performance metric for eDram by combinations of L3 stats and main memory stats?&lt;/P&gt;

&lt;P&gt;Thanks for any help in advance.&lt;/P&gt;</description>
      <pubDate>Fri, 01 Aug 2014 19:15:19 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Performance-Monitoring-Events-for-eDram/m-p/1015495#M3885</guid>
      <dc:creator>Po-An_T_</dc:creator>
      <dc:date>2014-08-01T19:15:19Z</dc:date>
    </item>
    <item>
      <title>&gt;&gt;&gt;Software Developer’s</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Performance-Monitoring-Events-for-eDram/m-p/1015496#M3886</link>
      <description>&lt;P&gt;&amp;gt;&amp;gt;&amp;gt;Software Developer’s Manual, Ch. 19-3, there is no performance-monitoring event that is directly related to eDram cache. Is that just because the manual has not been updated?&amp;gt;&amp;gt;&amp;gt;&lt;/P&gt;

&lt;P&gt;What is your latest revision of SDM?&lt;/P&gt;</description>
      <pubDate>Mon, 04 Aug 2014 07:06:08 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Performance-Monitoring-Events-for-eDram/m-p/1015496#M3886</guid>
      <dc:creator>Bernard</dc:creator>
      <dc:date>2014-08-04T07:06:08Z</dc:date>
    </item>
    <item>
      <title>It's at version 051. I got</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Performance-Monitoring-Events-for-eDram/m-p/1015497#M3887</link>
      <description>&lt;P&gt;It's at version 051. I got them here:&lt;BR /&gt;
	&lt;A href="http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html" target="_blank"&gt;http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html&lt;/A&gt;&lt;BR /&gt;
	&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 04 Aug 2014 14:57:05 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Performance-Monitoring-Events-for-eDram/m-p/1015497#M3887</guid>
      <dc:creator>Po-An_T_1</dc:creator>
      <dc:date>2014-08-04T14:57:05Z</dc:date>
    </item>
    <item>
      <title>The performance monitoring</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Performance-Monitoring-Events-for-eDram/m-p/1015498#M3888</link>
      <description>&lt;P&gt;The performance monitoring events in Chapter 19 of Vol 3 of the SW Developer's Guides are mostly limited to the &lt;STRONG&gt;&lt;EM&gt;core&lt;/EM&gt;&lt;/STRONG&gt; performance counters.&amp;nbsp;&amp;nbsp; Only a small number of processors have descriptions of &lt;STRONG&gt;&lt;EM&gt;uncore&lt;/EM&gt;&lt;/STRONG&gt; performance monitoring events in Chapter 19, and the eDRAM in the Haswell systems (aka, "Crystal Well") is definitely part of the uncore.&lt;/P&gt;

&lt;P&gt;Table 19-5 in Section 19.3 does contain a small number of uncore events for some Haswell processors (06_3CH and 06_45H), but the Crystal Well system that I am running on now is a different model (06_46H).&amp;nbsp;&amp;nbsp; I don't know if all Haswell processors with eDRAM have the same DisplayModel_DisplayFamily signature that my system has.&lt;/P&gt;

&lt;P&gt;&lt;BR /&gt;
	&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 04 Aug 2014 18:30:37 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Performance-Monitoring-Events-for-eDram/m-p/1015498#M3888</guid>
      <dc:creator>McCalpinJohn</dc:creator>
      <dc:date>2014-08-04T18:30:37Z</dc:date>
    </item>
    <item>
      <title>Hello Po-An,</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Performance-Monitoring-Events-for-eDram/m-p/1015499#M3889</link>
      <description>&lt;P&gt;Hello Po-An,&lt;/P&gt;

&lt;P&gt;Currently we haven't made public any events for EDRAM. I'm still checking if we can make them public.&lt;/P&gt;

&lt;P&gt;Sorry,&lt;/P&gt;

&lt;P&gt;Pat&lt;/P&gt;</description>
      <pubDate>Sat, 09 Aug 2014 01:09:25 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Performance-Monitoring-Events-for-eDram/m-p/1015499#M3889</guid>
      <dc:creator>Patrick_F_Intel1</dc:creator>
      <dc:date>2014-08-09T01:09:25Z</dc:date>
    </item>
  </channel>
</rss>

