<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Hello Martin, in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/i5-Haswell-power-limitting-registers/m-p/1039134#M4487</link>
    <description>&lt;P&gt;Hello Martin,&lt;/P&gt;

&lt;P&gt;I don't recommend changing undocumented registers. That is probably Intel's official position as well. There is usually a reason that things aren't publicly documented... they may not work correctly, they may damage the chip, they may cause... what is the phrase... 'unpredictable results'... and the classic 'may violate your warranty'.&lt;/P&gt;

&lt;P&gt;Pat&lt;/P&gt;</description>
    <pubDate>Wed, 25 Mar 2015 14:54:52 GMT</pubDate>
    <dc:creator>Patrick_F_Intel1</dc:creator>
    <dc:date>2015-03-25T14:54:52Z</dc:date>
    <item>
      <title>i5 Haswell power limitting registers</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/i5-Haswell-power-limitting-registers/m-p/1039133#M4486</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;

&lt;P&gt;I have a system based on i5-4300Y SoC I am trying to remove the 6W SDP limit. I had some success using undocumented registers in MCH namely&amp;nbsp;PKG_POWER_LIMIT_LO @ 0x59a0 and&amp;nbsp;PKG_POWER_LIMIT_HI @ 0x59a4. But the changes to this register are not reflected until I put the device to sleep and wake it up again, why ? Do I need to modify some other registers ? None of the lock bits is set.&lt;/P&gt;

&lt;P&gt;You don't have to give me documentation to the register, just a single line of code that will make the changes reflected would be enough.&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Thank you !&lt;/P&gt;</description>
      <pubDate>Sat, 03 Jan 2015 20:11:58 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/i5-Haswell-power-limitting-registers/m-p/1039133#M4486</guid>
      <dc:creator>Martin_D_3</dc:creator>
      <dc:date>2015-01-03T20:11:58Z</dc:date>
    </item>
    <item>
      <title>Hello Martin,</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/i5-Haswell-power-limitting-registers/m-p/1039134#M4487</link>
      <description>&lt;P&gt;Hello Martin,&lt;/P&gt;

&lt;P&gt;I don't recommend changing undocumented registers. That is probably Intel's official position as well. There is usually a reason that things aren't publicly documented... they may not work correctly, they may damage the chip, they may cause... what is the phrase... 'unpredictable results'... and the classic 'may violate your warranty'.&lt;/P&gt;

&lt;P&gt;Pat&lt;/P&gt;</description>
      <pubDate>Wed, 25 Mar 2015 14:54:52 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/i5-Haswell-power-limitting-registers/m-p/1039134#M4487</guid>
      <dc:creator>Patrick_F_Intel1</dc:creator>
      <dc:date>2015-03-25T14:54:52Z</dc:date>
    </item>
    <item>
      <title>Probably the exact mechanism</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/i5-Haswell-power-limitting-registers/m-p/1039135#M4488</link>
      <description>&lt;P&gt;Probably the exact mechanism or innerworkings of Power limiting register is given to BIOS/OS kernel developers under NDA.&lt;/P&gt;</description>
      <pubDate>Wed, 25 Mar 2015 17:44:07 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/i5-Haswell-power-limitting-registers/m-p/1039135#M4488</guid>
      <dc:creator>Bernard</dc:creator>
      <dc:date>2015-03-25T17:44:07Z</dc:date>
    </item>
  </channel>
</rss>

