<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic EDRAM details in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/EDRAM-details/m-p/1041422#M4573</link>
    <description>&lt;P style="font-size: 13.0080003738403px; line-height: 19.5120010375977px;"&gt;Hello all,&lt;/P&gt;

&lt;P style="font-size: 13.0080003738403px; line-height: 19.5120010375977px;"&gt;I recently started to study the Intel EDRAM. Can anybody share me some&amp;nbsp;related&amp;nbsp;documents, such as cache indexing details? I found very little such materials in public.&lt;/P&gt;

&lt;P style="font-size: 13.0080003738403px; line-height: 19.5120010375977px;"&gt;Thanks in advance!&lt;/P&gt;

&lt;P style="font-size: 13.0080003738403px; line-height: 19.5120010375977px;"&gt;Best regards,&lt;/P&gt;

&lt;P style="font-size: 13.0080003738403px; line-height: 19.5120010375977px;"&gt;Le Guan&lt;/P&gt;</description>
    <pubDate>Tue, 16 Jun 2015 19:31:22 GMT</pubDate>
    <dc:creator>le_g_1</dc:creator>
    <dc:date>2015-06-16T19:31:22Z</dc:date>
    <item>
      <title>EDRAM details</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/EDRAM-details/m-p/1041422#M4573</link>
      <description>&lt;P style="font-size: 13.0080003738403px; line-height: 19.5120010375977px;"&gt;Hello all,&lt;/P&gt;

&lt;P style="font-size: 13.0080003738403px; line-height: 19.5120010375977px;"&gt;I recently started to study the Intel EDRAM. Can anybody share me some&amp;nbsp;related&amp;nbsp;documents, such as cache indexing details? I found very little such materials in public.&lt;/P&gt;

&lt;P style="font-size: 13.0080003738403px; line-height: 19.5120010375977px;"&gt;Thanks in advance!&lt;/P&gt;

&lt;P style="font-size: 13.0080003738403px; line-height: 19.5120010375977px;"&gt;Best regards,&lt;/P&gt;

&lt;P style="font-size: 13.0080003738403px; line-height: 19.5120010375977px;"&gt;Le Guan&lt;/P&gt;</description>
      <pubDate>Tue, 16 Jun 2015 19:31:22 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/EDRAM-details/m-p/1041422#M4573</guid>
      <dc:creator>le_g_1</dc:creator>
      <dc:date>2015-06-16T19:31:22Z</dc:date>
    </item>
    <item>
      <title>Hi Le Guan,</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/EDRAM-details/m-p/1041423#M4574</link>
      <description>&lt;P&gt;Hi Le Guan,&lt;/P&gt;

&lt;P&gt;many details of Intel eDRAM in the Haswell-based products have been disclosed in the paper "&lt;A href="http://pages.cs.wisc.edu/~rajwar/papers/ieee_micro_haswell.pdf"&gt;HASWELL: THE FOURTH-GENERATION INTEL CORE PROCESSOR&lt;/A&gt;".&lt;/P&gt;

&lt;P&gt;Thanks,&lt;/P&gt;

&lt;P&gt;Roman&lt;/P&gt;</description>
      <pubDate>Mon, 31 Aug 2015 15:13:23 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/EDRAM-details/m-p/1041423#M4574</guid>
      <dc:creator>Roman_D_Intel</dc:creator>
      <dc:date>2015-08-31T15:13:23Z</dc:date>
    </item>
  </channel>
</rss>

