<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Software Tuning, Performance Optimization &amp; Platform Monitoring의 주제 Hi Omar, Maria,</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/Cache-Allocation-Technology-on-Xeon-E5-2608L-v3/m-p/1046409#M4696</link>
    <description>&lt;P&gt;Hi Omar, Maria,&lt;/P&gt;

&lt;P&gt;Please ensure that the latest BIOS is installed for your platform to ensure proper access to the CAT MSRs.&lt;/P&gt;

&lt;P&gt;As noted above, the CAT implementation on certain SKUs of the Xeon(tm) E5 v3 family of server processors is model-specific, meaning that CPUID support is not included, however in supported SKUs the MSR interface will work as usual. Supported SKUs are listed here:&lt;/P&gt;

&lt;P&gt;&lt;A href="https://www-ssl.intel.com/content/www/us/en/communications/cache-monitoring-cache-allocation-technologies.html"&gt;https://www-ssl.intel.com/content/www/us/en/communications/cache-monitoring-cache-allocation-technologies.html&lt;/A&gt;&lt;/P&gt;

&lt;P&gt;Please also ensure that you are using the latest version of the PQoS utility from 01.org&amp;nbsp;as hosted on GitHub.&lt;/P&gt;

&lt;P&gt;If you are using a supported SKU but not able to access the MSRs then it is likely that your platform BIOS is out of date.&lt;/P&gt;

&lt;P&gt;Thanks,&lt;/P&gt;

&lt;P&gt;~Andrew&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Wed, 23 Dec 2015 21:44:26 GMT</pubDate>
    <dc:creator>AndrewH_Intel</dc:creator>
    <dc:date>2015-12-23T21:44:26Z</dc:date>
    <item>
      <title>Cache Allocation Technology on Xeon E5 2608L v3</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Cache-Allocation-Technology-on-Xeon-E5-2608L-v3/m-p/1046405#M4692</link>
      <description>&lt;P&gt;Hi all,&lt;/P&gt;

&lt;P&gt;I am having trouble with&amp;nbsp;Cache Allocation Technology (CAT) on Xeon E5 2608L v3. According to various documents CAT is supported on this chip, but when I check the availability using&amp;nbsp;CPUID(07, 0), result suggests that CAT is not available.&lt;/P&gt;

&lt;P&gt;I am using the CPUID primitive from PCM 2.8, which successfully detected the availability of CMT. I did the test in Ubuntu 14.04. The motherboard used is Asus X99-A. Turboboost and SMT are disabled during the test.&lt;/P&gt;

&lt;P&gt;Any help is greatly appreciated!&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 28 Apr 2015 16:44:49 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Cache-Allocation-Technology-on-Xeon-E5-2608L-v3/m-p/1046405#M4692</guid>
      <dc:creator>Haishan_Z_</dc:creator>
      <dc:date>2015-04-28T16:44:49Z</dc:date>
    </item>
    <item>
      <title>Hi Haishan,</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Cache-Allocation-Technology-on-Xeon-E5-2608L-v3/m-p/1046406#M4693</link>
      <description>&lt;P&gt;Hi Haishan,&lt;/P&gt;

&lt;P&gt;You're correct that the Intel Xeon E5-2608L v3 processor supports model-specific Cache Allocation Technology (CAT), as verified on the main landing page for these technologies:&lt;/P&gt;

&lt;UL&gt;
	&lt;LI&gt;Cache Monitoring and Cache Allocation Technology Landing page, which contains Product Briefs, links to software tools and support and CMT/CAT related blogs: &lt;A href="https://www-ssl.intel.com/content/www/us/en/communications/cache-monitoring-cache-allocation-technologies.html"&gt;https://www-ssl.intel.com/content/www/us/en/communications/cache-monitoring-cache-allocation-technologies.html&lt;/A&gt;&lt;/LI&gt;
&lt;/UL&gt;

&lt;P&gt;On the Xeon E5 v3 family of server processors CAT is supported on a subset of SKUs, and is model-specific, meaning that CPUID enumeration of the feature is not included, however the MSR interfaces are very similar to the architectural interfaces documented in the Intel Software Developer's Manual . Further documentation on the differences between architectural and model-specific versions is available upon request.&lt;/P&gt;

&lt;P&gt;On some platforms you may need a BIOS update to ensure the latest support.&lt;/P&gt;</description>
      <pubDate>Tue, 12 May 2015 18:01:59 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Cache-Allocation-Technology-on-Xeon-E5-2608L-v3/m-p/1046406#M4693</guid>
      <dc:creator>AndrewH_Intel</dc:creator>
      <dc:date>2015-05-12T18:01:59Z</dc:date>
    </item>
    <item>
      <title>Hi all,</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Cache-Allocation-Technology-on-Xeon-E5-2608L-v3/m-p/1046407#M4694</link>
      <description>&lt;P&gt;Hi all,&lt;/P&gt;

&lt;P&gt;i downloaded and compiled&amp;nbsp;&lt;SPAN style="color: rgb(0, 0, 0); font-family: IntelClear-Light, tahoma, Helvetica, helvetica, Arial, sans-serif; font-size: 13px; line-height: 20px; background-color: rgb(246, 247, 248);"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;A href="https://01.org/sites/default/files/page/cmt_cat_refcode.l.0.1.3-10.tar__1.gz" style="border: 0px; font-stretch: inherit; line-height: 20px; font-family: IntelClear-Light, tahoma, Helvetica, helvetica, Arial, sans-serif; font-size: 13px; vertical-align: baseline; color: rgb(0, 174, 255); cursor: pointer; transition-property: color; transition-duration: 300ms; transition-timing-function: ease-in-out; background-color: rgb(246, 247, 248);" title="cmt_cat_refcode.l.0.1.3-10.tar_.gz" type="application/octet-stream; length=55112"&gt;CMT, MBM and CAT&lt;/A&gt;&amp;nbsp;reference code. I run pqos, CMT and CAT on a platform that has two Xeon E5-2658A v3 processor.&lt;/P&gt;

&lt;P&gt;When i run "pqos -s -v" program a message notifies that CAT feature cannot be detected using CPUID.0x7.0 and further the following message is displayed:&lt;/P&gt;

&lt;P&gt;"ERROR: RDMSR failed for reg[0xc90] on lcore 0".&lt;/P&gt;

&lt;P&gt;I checked CAT availability using CPUID(EAX=0x7, ECX=0x0) it returns value 0x37ab (bit 15 =0 meaning CAT is not supported).&lt;/P&gt;

&lt;P&gt;CMT example (monitor_cpp) runs fine.&lt;/P&gt;

&lt;P&gt;According to Intel documentation, no changes in OS or kernel are needed to run the reference code.&lt;/P&gt;

&lt;P&gt;Any help would be appreciated to understand why the processor does not seem to support CAT when it is supposed to.&lt;/P&gt;

&lt;P&gt;Thanks in advance,&lt;/P&gt;

&lt;P&gt;Maria.&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 08 Dec 2015 18:09:22 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Cache-Allocation-Technology-on-Xeon-E5-2608L-v3/m-p/1046407#M4694</guid>
      <dc:creator>Maria_M_</dc:creator>
      <dc:date>2015-12-08T18:09:22Z</dc:date>
    </item>
    <item>
      <title>Hello,</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Cache-Allocation-Technology-on-Xeon-E5-2608L-v3/m-p/1046408#M4695</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;

&lt;P&gt;I have a similar problem. I have a E5-2648L v3 Engineering Sample processor and I can't get CAT to work. I have installed msr-tools and probed 0xc91, but i get an error stating that it could not retrieve such value from CPU 0. The processor I have is an engineering sample and my question is whether the processor doesn't support CAT because it is a ES or if the intel documentation found below is incorrect.&lt;/P&gt;

&lt;P&gt;&lt;A href="https://github.com/01org/intel-cmt-cat" target="_blank"&gt;https://github.com/01org/intel-cmt-cat&lt;/A&gt;&lt;/P&gt;

&lt;P&gt;Thanks,&lt;/P&gt;

&lt;P&gt;Omar&lt;/P&gt;</description>
      <pubDate>Wed, 23 Dec 2015 19:28:01 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Cache-Allocation-Technology-on-Xeon-E5-2608L-v3/m-p/1046408#M4695</guid>
      <dc:creator>Omar_A_</dc:creator>
      <dc:date>2015-12-23T19:28:01Z</dc:date>
    </item>
    <item>
      <title>Hi Omar, Maria,</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Cache-Allocation-Technology-on-Xeon-E5-2608L-v3/m-p/1046409#M4696</link>
      <description>&lt;P&gt;Hi Omar, Maria,&lt;/P&gt;

&lt;P&gt;Please ensure that the latest BIOS is installed for your platform to ensure proper access to the CAT MSRs.&lt;/P&gt;

&lt;P&gt;As noted above, the CAT implementation on certain SKUs of the Xeon(tm) E5 v3 family of server processors is model-specific, meaning that CPUID support is not included, however in supported SKUs the MSR interface will work as usual. Supported SKUs are listed here:&lt;/P&gt;

&lt;P&gt;&lt;A href="https://www-ssl.intel.com/content/www/us/en/communications/cache-monitoring-cache-allocation-technologies.html"&gt;https://www-ssl.intel.com/content/www/us/en/communications/cache-monitoring-cache-allocation-technologies.html&lt;/A&gt;&lt;/P&gt;

&lt;P&gt;Please also ensure that you are using the latest version of the PQoS utility from 01.org&amp;nbsp;as hosted on GitHub.&lt;/P&gt;

&lt;P&gt;If you are using a supported SKU but not able to access the MSRs then it is likely that your platform BIOS is out of date.&lt;/P&gt;

&lt;P&gt;Thanks,&lt;/P&gt;

&lt;P&gt;~Andrew&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 23 Dec 2015 21:44:26 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Cache-Allocation-Technology-on-Xeon-E5-2608L-v3/m-p/1046409#M4696</guid>
      <dc:creator>AndrewH_Intel</dc:creator>
      <dc:date>2015-12-23T21:44:26Z</dc:date>
    </item>
    <item>
      <title>Hi Andrew,</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Cache-Allocation-Technology-on-Xeon-E5-2608L-v3/m-p/1046410#M4697</link>
      <description>&lt;P&gt;Hi Andrew,&lt;/P&gt;

&lt;P&gt;Thanks for following up. Here is my current setup:&lt;/P&gt;

&lt;P&gt;Motherboard:&amp;nbsp;ASrock EPC612D4I&lt;/P&gt;

&lt;P&gt;Bios Version: 1.2 (latest see,&amp;nbsp;http://www.asrockrack.com/general/productdetail.asp?Model=EPC612D4I#Download)&lt;/P&gt;

&lt;P&gt;CPU: E5-2648L v3&lt;/P&gt;

&lt;P&gt;I have attached few screenshot to show the error I am getting. I have the latest version of the intel-cmt-cat tool found on 01org.&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 24 Dec 2015 14:03:29 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Cache-Allocation-Technology-on-Xeon-E5-2608L-v3/m-p/1046410#M4697</guid>
      <dc:creator>Omar_A_</dc:creator>
      <dc:date>2015-12-24T14:03:29Z</dc:date>
    </item>
  </channel>
</rss>

