<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Hi Roman, in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/MSR-access-denied-with-pcm-memory-x/m-p/1073542#M5375</link>
    <description>&lt;P&gt;Hi Roman,&lt;/P&gt;

&lt;P&gt;Thanks for the hint.&lt;/P&gt;

&lt;P&gt;I was also wondering that the pcm tool does display any warning message this time. I was first trying it on an old product powered by a Pentium 3 processor and saw the message that this processor was not supported.&lt;/P&gt;

&lt;P&gt;Unfortunately we can not use more than 1 core. Our application is very (very) old and was not written for SMP systems.&lt;/P&gt;

&lt;P&gt;One thing remains:&lt;BR /&gt;
	From &lt;A href="https://software.intel.com/en-us/articles/intel-performance-counter-monitor" target="_blank"&gt;https://software.intel.com/en-us/articles/intel-performance-counter-monitor&lt;/A&gt;&lt;BR /&gt;
	&amp;lt;...&amp;gt;&lt;BR /&gt;
	Version 2.6:&lt;/P&gt;

&lt;UL&gt;
	&lt;LI&gt;Support for Intel® Xeon® E5 v2 processor series (microarchitecture previously codenamed Ivybridge-EP)&lt;/LI&gt;
	&lt;LI&gt;Support for Intel® Core™ i5-4350U (microarchitecture previously codenamed Haswell ULT)&lt;/LI&gt;
	&lt;LI&gt;Support for Intel® Atom™ processor C2000 series (microarchitecture previously codenamed Avoton)&lt;/LI&gt;
	&lt;LI&gt;Support for Intel® Atom™ processor Z3000 series (microarchitecture previously codenamed Baytrail)&lt;/LI&gt;
	&lt;LI&gt;Support API for programming “off-core response” PMU events. A usage example is in the new pcm-numa utility.&lt;/LI&gt;
	&lt;LI&gt;Bug fixes&lt;/LI&gt;
&lt;/UL&gt;

&lt;P&gt;What indeed is then suported for the Atom Rangeley C2338 ?&lt;/P&gt;

&lt;P&gt;Regards,&lt;/P&gt;

&lt;P&gt;Patrick Agrain&lt;/P&gt;</description>
    <pubDate>Thu, 19 Nov 2015 08:11:48 GMT</pubDate>
    <dc:creator>PAgra</dc:creator>
    <dc:date>2015-11-19T08:11:48Z</dc:date>
    <item>
      <title>MSR access denied with pcm-memory.x</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/MSR-access-denied-with-pcm-memory-x/m-p/1073540#M5373</link>
      <description>&lt;P&gt;Hello folks,&lt;/P&gt;

&lt;P&gt;I'm trying the Intel PCM tools on the Mohon Peak CRB (ATOM Rangeley) and I'm facing a problem when I'm using the pcm-memory.x tool with an external program.&lt;/P&gt;

&lt;P&gt;Here some logs:&lt;/P&gt;

&lt;P&gt;[root@mohon_pag tmpd]# /usr/local/bin/pcm-memory.x -- /usr/sbin/send_frame_lin&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Intel(r) Performance Counter Monitor: Memory Bandwidth Monitoring Utility V2.10 (2015-11-17 09:01:38 +0100 ID=cd66c34)&lt;/P&gt;

&lt;P&gt;&amp;nbsp;Copyright (c) 2009-2015 Intel Corporation&lt;BR /&gt;
	&amp;nbsp;This utility measures memory bandwidth per channel or per DIMM rank in real-time&lt;/P&gt;

&lt;P&gt;Number of logical cores: 8&lt;BR /&gt;
	Number of online logical cores: 1&lt;BR /&gt;
	Offlined cores: 1 2 3 4 5 6 7&lt;BR /&gt;
	Num sockets: 1&lt;BR /&gt;
	Physical cores per socket: 8&lt;BR /&gt;
	Core PMU (perfmon) version: 3&lt;BR /&gt;
	Number of core PMU generic (programmable) counters: 2&lt;BR /&gt;
	Width of generic (programmable) counters: 40 bits&lt;BR /&gt;
	Number of core PMU fixed counters: 3&lt;BR /&gt;
	Width of fixed counters: 40 bits&lt;BR /&gt;
	Nominal core frequency: 2400000000 Hz&lt;BR /&gt;
	Package thermal spec power: 0 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt;&lt;BR /&gt;
	&lt;STRONG&gt;Access to Intel(r) Performance Counter Monitor has denied (no MSR or PCI CFG space access).&lt;/STRONG&gt;&lt;BR /&gt;
	Cleaning up&lt;BR /&gt;
	[root@mohon_pag tmpd]# ls -als /dev/cpu/0/msr&lt;BR /&gt;
	0 crw-rw----. 1 root root 202, 0 Jan 13 06:15 /dev/cpu/0/msr&lt;BR /&gt;
	[root@mohon_pag tmpd]#&lt;/P&gt;

&lt;P&gt;What could be the problem ?&lt;/P&gt;

&lt;P&gt;Thanks.&lt;BR /&gt;
	Regards.&lt;/P&gt;

&lt;P&gt;Patrick Agrain&lt;/P&gt;</description>
      <pubDate>Wed, 18 Nov 2015 16:16:21 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/MSR-access-denied-with-pcm-memory-x/m-p/1073540#M5373</guid>
      <dc:creator>PAgra</dc:creator>
      <dc:date>2015-11-18T16:16:21Z</dc:date>
    </item>
    <item>
      <title>Definitely pcm-memory tool is</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/MSR-access-denied-with-pcm-memory-x/m-p/1073541#M5374</link>
      <description>&lt;P&gt;&lt;SPAN style="font-size: 12px; line-height: 18px;"&gt;Definitely pcm-memory tool is not supported on Atom (and memory metrics in pcm.x are also not supported on Atom). I wonder why there is no message that tells that.Does it appear if you online all cores?&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 12px; line-height: 18px;"&gt;Roman&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 18 Nov 2015 16:25:49 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/MSR-access-denied-with-pcm-memory-x/m-p/1073541#M5374</guid>
      <dc:creator>Roman_D_Intel</dc:creator>
      <dc:date>2015-11-18T16:25:49Z</dc:date>
    </item>
    <item>
      <title>Hi Roman,</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/MSR-access-denied-with-pcm-memory-x/m-p/1073542#M5375</link>
      <description>&lt;P&gt;Hi Roman,&lt;/P&gt;

&lt;P&gt;Thanks for the hint.&lt;/P&gt;

&lt;P&gt;I was also wondering that the pcm tool does display any warning message this time. I was first trying it on an old product powered by a Pentium 3 processor and saw the message that this processor was not supported.&lt;/P&gt;

&lt;P&gt;Unfortunately we can not use more than 1 core. Our application is very (very) old and was not written for SMP systems.&lt;/P&gt;

&lt;P&gt;One thing remains:&lt;BR /&gt;
	From &lt;A href="https://software.intel.com/en-us/articles/intel-performance-counter-monitor" target="_blank"&gt;https://software.intel.com/en-us/articles/intel-performance-counter-monitor&lt;/A&gt;&lt;BR /&gt;
	&amp;lt;...&amp;gt;&lt;BR /&gt;
	Version 2.6:&lt;/P&gt;

&lt;UL&gt;
	&lt;LI&gt;Support for Intel® Xeon® E5 v2 processor series (microarchitecture previously codenamed Ivybridge-EP)&lt;/LI&gt;
	&lt;LI&gt;Support for Intel® Core™ i5-4350U (microarchitecture previously codenamed Haswell ULT)&lt;/LI&gt;
	&lt;LI&gt;Support for Intel® Atom™ processor C2000 series (microarchitecture previously codenamed Avoton)&lt;/LI&gt;
	&lt;LI&gt;Support for Intel® Atom™ processor Z3000 series (microarchitecture previously codenamed Baytrail)&lt;/LI&gt;
	&lt;LI&gt;Support API for programming “off-core response” PMU events. A usage example is in the new pcm-numa utility.&lt;/LI&gt;
	&lt;LI&gt;Bug fixes&lt;/LI&gt;
&lt;/UL&gt;

&lt;P&gt;What indeed is then suported for the Atom Rangeley C2338 ?&lt;/P&gt;

&lt;P&gt;Regards,&lt;/P&gt;

&lt;P&gt;Patrick Agrain&lt;/P&gt;</description>
      <pubDate>Thu, 19 Nov 2015 08:11:48 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/MSR-access-denied-with-pcm-memory-x/m-p/1073542#M5375</guid>
      <dc:creator>PAgra</dc:creator>
      <dc:date>2015-11-19T08:11:48Z</dc:date>
    </item>
    <item>
      <title>For Atom, PCM supports</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/MSR-access-denied-with-pcm-memory-x/m-p/1073543#M5376</link>
      <description>&lt;P&gt;For Atom, PCM supports instruction per cycle, cache metrics, energy consumption metrics, C state residency, etc. You can see them in pcm.x output.&lt;/P&gt;

&lt;P&gt;Roman&lt;/P&gt;</description>
      <pubDate>Thu, 19 Nov 2015 10:19:04 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/MSR-access-denied-with-pcm-memory-x/m-p/1073543#M5376</guid>
      <dc:creator>Roman_D_Intel</dc:creator>
      <dc:date>2015-11-19T10:19:04Z</dc:date>
    </item>
  </channel>
</rss>

