<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Throttling memory bandwidth via iMC on Intel(R) Xeon(R) CPU E5-2650 v3 in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/Throttling-memory-bandwidth-via-iMC-on-Intel-R-Xeon-R-CPU-E5/m-p/1094151#M5710</link>
    <description>&lt;P&gt;hi all,&lt;/P&gt;

&lt;P&gt;I am trying memory throttling iMC feature on E5 v3 CPU. But I had some confusion and it did not work out yet.&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em;"&gt;Here is the lspci of my server:&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;.....&lt;/P&gt;

&lt;P&gt;&lt;SUB&gt;ff:14.0 System peripheral: Intel Corporation Xeon E7 v3/Xeon E5 v3/Core i7 Integrated Memory Controller 0 Channel 0 Thermal Control (rev 02)&lt;BR /&gt;
	ff:14.1 System peripheral: Intel Corporation Xeon E7 v3/Xeon E5 v3/Core i7 Integrated Memory Controller 0 Channel 1 Thermal Control (rev 02)&lt;/SUB&gt;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&lt;SUB&gt;&lt;SPAN style="font-size: 1em;"&gt;ff:17.0 System peripheral: Intel Corporation Xeon E7 v3/Xeon E5 v3/Core i7 Integrated Memory Controller 1 Channel 0 Thermal Control (rev 02)&lt;/SPAN&gt;&lt;/SUB&gt;&lt;/P&gt;

&lt;P&gt;&lt;SUB&gt;&lt;SPAN style="font-size: 1em;"&gt;ff:17.1 System peripheral: Intel Corporation Xeon E7 v3/Xeon E5 v3/Core i7 Integrated Memory Controller 1 Channel 1 Thermal Control (rev 02)&lt;/SPAN&gt;&lt;/SUB&gt;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;...&lt;/P&gt;

&lt;P&gt;Based on the Intel datasheet, I found this may help:&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em;"&gt;2.4.2 &amp;nbsp;&lt;STRONG&gt;chn_temp_cfg &lt;/STRONG&gt;which gives a offset of &lt;STRONG&gt;0x108&lt;/STRONG&gt;, inside they have:&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;27:27 RW 0x1 Enables thermal bandwidth throttling limit (bw_limit_thrt_en):&lt;/P&gt;

&lt;P&gt;10:0 &amp;nbsp; RW 0x3ff BW_LIMIT_TF (bw_limit_tf): BW Throttle Window Size in DCLK. Note: This value is left shifted 3 bits before being used&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;However, when I execute, &lt;STRONG&gt;setpci -s ff:17.0 0x108l&lt;/STRONG&gt;, then I get:&lt;/P&gt;

&lt;P&gt;ffffffff&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;And also,&lt;STRONG&gt; lspci -s ff:17.0 -xxx&lt;/STRONG&gt;, I got&lt;/P&gt;

&lt;P&gt;00: 86 80 1d 2f 00 00 00 00 02 00 80 08 00 00 80 00&lt;BR /&gt;
	10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	20: 00 00 00 00 00 00 00 00 00 00 00 00 86 80 1d 2f&lt;BR /&gt;
	30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	40: 00 00 00 00 c7 c2 b8 21 04 00 00 00 00 00 00 00&lt;BR /&gt;
	50: 00 30 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	60: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	80: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	90: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	a0: 00 00 00 00 00 00 00 00 c0 66 00 00 00 00 00 00&lt;BR /&gt;
	b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Clearly, it did not make any sense based on the data sheet except the VID which is 2f1d. Can anyone help me to make this memory throttling work ?&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Thanks!&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Wei&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Fri, 28 Apr 2017 00:17:35 GMT</pubDate>
    <dc:creator>Wei_C_</dc:creator>
    <dc:date>2017-04-28T00:17:35Z</dc:date>
    <item>
      <title>Throttling memory bandwidth via iMC on Intel(R) Xeon(R) CPU E5-2650 v3</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Throttling-memory-bandwidth-via-iMC-on-Intel-R-Xeon-R-CPU-E5/m-p/1094151#M5710</link>
      <description>&lt;P&gt;hi all,&lt;/P&gt;

&lt;P&gt;I am trying memory throttling iMC feature on E5 v3 CPU. But I had some confusion and it did not work out yet.&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em;"&gt;Here is the lspci of my server:&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;.....&lt;/P&gt;

&lt;P&gt;&lt;SUB&gt;ff:14.0 System peripheral: Intel Corporation Xeon E7 v3/Xeon E5 v3/Core i7 Integrated Memory Controller 0 Channel 0 Thermal Control (rev 02)&lt;BR /&gt;
	ff:14.1 System peripheral: Intel Corporation Xeon E7 v3/Xeon E5 v3/Core i7 Integrated Memory Controller 0 Channel 1 Thermal Control (rev 02)&lt;/SUB&gt;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&lt;SUB&gt;&lt;SPAN style="font-size: 1em;"&gt;ff:17.0 System peripheral: Intel Corporation Xeon E7 v3/Xeon E5 v3/Core i7 Integrated Memory Controller 1 Channel 0 Thermal Control (rev 02)&lt;/SPAN&gt;&lt;/SUB&gt;&lt;/P&gt;

&lt;P&gt;&lt;SUB&gt;&lt;SPAN style="font-size: 1em;"&gt;ff:17.1 System peripheral: Intel Corporation Xeon E7 v3/Xeon E5 v3/Core i7 Integrated Memory Controller 1 Channel 1 Thermal Control (rev 02)&lt;/SPAN&gt;&lt;/SUB&gt;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;...&lt;/P&gt;

&lt;P&gt;Based on the Intel datasheet, I found this may help:&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em;"&gt;2.4.2 &amp;nbsp;&lt;STRONG&gt;chn_temp_cfg &lt;/STRONG&gt;which gives a offset of &lt;STRONG&gt;0x108&lt;/STRONG&gt;, inside they have:&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;27:27 RW 0x1 Enables thermal bandwidth throttling limit (bw_limit_thrt_en):&lt;/P&gt;

&lt;P&gt;10:0 &amp;nbsp; RW 0x3ff BW_LIMIT_TF (bw_limit_tf): BW Throttle Window Size in DCLK. Note: This value is left shifted 3 bits before being used&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;However, when I execute, &lt;STRONG&gt;setpci -s ff:17.0 0x108l&lt;/STRONG&gt;, then I get:&lt;/P&gt;

&lt;P&gt;ffffffff&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;And also,&lt;STRONG&gt; lspci -s ff:17.0 -xxx&lt;/STRONG&gt;, I got&lt;/P&gt;

&lt;P&gt;00: 86 80 1d 2f 00 00 00 00 02 00 80 08 00 00 80 00&lt;BR /&gt;
	10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	20: 00 00 00 00 00 00 00 00 00 00 00 00 86 80 1d 2f&lt;BR /&gt;
	30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	40: 00 00 00 00 c7 c2 b8 21 04 00 00 00 00 00 00 00&lt;BR /&gt;
	50: 00 30 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	60: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	70: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	80: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	90: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	a0: 00 00 00 00 00 00 00 00 c0 66 00 00 00 00 00 00&lt;BR /&gt;
	b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;BR /&gt;
	f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Clearly, it did not make any sense based on the data sheet except the VID which is 2f1d. Can anyone help me to make this memory throttling work ?&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Thanks!&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;Wei&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 28 Apr 2017 00:17:35 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Throttling-memory-bandwidth-via-iMC-on-Intel-R-Xeon-R-CPU-E5/m-p/1094151#M5710</guid>
      <dc:creator>Wei_C_</dc:creator>
      <dc:date>2017-04-28T00:17:35Z</dc:date>
    </item>
  </channel>
</rss>

