<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic iMC Queue size in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/iMC-Queue-size/m-p/1108553#M5996</link>
    <description>&lt;P&gt;hi&lt;/P&gt;

&lt;P&gt;Can anyone please tell me the read pending queue (RPQ) and write pending queue (WPQ) size in Xeon E5 iMC ? I see there are uncore events to compute the number of cycles these queues are not empty, but nothing concrete regarding the capacity of these queues.&lt;/P&gt;

&lt;P&gt;Thanks&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Sat, 25 Jun 2016 13:38:31 GMT</pubDate>
    <dc:creator>md_K_</dc:creator>
    <dc:date>2016-06-25T13:38:31Z</dc:date>
    <item>
      <title>iMC Queue size</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/iMC-Queue-size/m-p/1108553#M5996</link>
      <description>&lt;P&gt;hi&lt;/P&gt;

&lt;P&gt;Can anyone please tell me the read pending queue (RPQ) and write pending queue (WPQ) size in Xeon E5 iMC ? I see there are uncore events to compute the number of cycles these queues are not empty, but nothing concrete regarding the capacity of these queues.&lt;/P&gt;

&lt;P&gt;Thanks&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Sat, 25 Jun 2016 13:38:31 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/iMC-Queue-size/m-p/1108553#M5996</guid>
      <dc:creator>md_K_</dc:creator>
      <dc:date>2016-06-25T13:38:31Z</dc:date>
    </item>
  </channel>
</rss>

