<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Hi, in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/Counting-bus-lock-cycles-on-Skylake/m-p/1108862#M6001</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;

&lt;P&gt;according to the version 19 and earlier of the event list at &lt;A href="https://download.01.org/perfmon/" target="_blank"&gt;https://download.01.org/perfmon/&lt;/A&gt; for Skylake core events there should exist an event &lt;SPAN class="pl-s"&gt;BUS_LOCK_CLOCKS.BUS_LOCK_DURATION&lt;/SPAN&gt; (63H, Umask 0x01). But the event is not mentioned like the other events, it is in the description of &lt;SPAN class="pl-s"&gt;LOCK_CYCLES.CACHE_LOCK_DURATION &lt;/SPAN&gt;(63H, Umask 0x02)&lt;SPAN class="pl-s"&gt;. &lt;/SPAN&gt;In newer versions of the event list, this comment is gone. The reason might be that it was a copy&amp;amp;paste error, never existed and is consequently removed. Or the event is not properly validated yet by Intel and therefore not released.&lt;/P&gt;

&lt;P&gt;Yesterday I tested some umasks on my Skylake and Umasks 0x4 and 0xE0 increment but the counts are far away from any cycle value, e.g. &amp;lt; 10 for a 10 minutes measurement. Umask 0x01 didn't increment at all.&lt;/P&gt;

&lt;P&gt;A copy of version 19: &lt;A href="https://github.com/TomTheBear/perfmondb/blob/master/SKL/Skylake_core_V19.json" target="_blank"&gt;https://github.com/TomTheBear/perfmondb/blob/master/SKL/Skylake_core_V19.json&lt;/A&gt;&lt;/P&gt;</description>
    <pubDate>Thu, 13 Oct 2016 13:44:42 GMT</pubDate>
    <dc:creator>Thomas_G_4</dc:creator>
    <dc:date>2016-10-13T13:44:42Z</dc:date>
    <item>
      <title>Counting bus lock cycles on Skylake</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Counting-bus-lock-cycles-on-Skylake/m-p/1108861#M6000</link>
      <description>&lt;P&gt;Hi all,&lt;/P&gt;

&lt;P&gt;it seems that with every new architecture, it get's harder to count/detect via performance monitoring situations when a bus lock occurs.&lt;BR /&gt;
	Older Intel processors supported counting "bus_lock_clocks" using event number 63H or using a offcore response event with specific request type.&lt;BR /&gt;
	With the 3rd generation, event number 63H can only be used for counting cycles "in which the L1D and L2 are locked, due to a UC lock or split lock". Now with Skylake, the event number 63H is degraded to only count cycles "in which the L1D is locked."&lt;/P&gt;

&lt;P&gt;I'm wondering why all this counters disappear, since bus locks are a major issue for performance. Do I miss any new possibilities to count or detect bus locks via performance counters on Skylake?&lt;/P&gt;

&lt;P&gt;Thanks,&lt;BR /&gt;
	Arthur P.&lt;BR /&gt;
	&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 11 Oct 2016 10:16:02 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Counting-bus-lock-cycles-on-Skylake/m-p/1108861#M6000</guid>
      <dc:creator>Pyka__Arthur</dc:creator>
      <dc:date>2016-10-11T10:16:02Z</dc:date>
    </item>
    <item>
      <title>Hi,</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Counting-bus-lock-cycles-on-Skylake/m-p/1108862#M6001</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;

&lt;P&gt;according to the version 19 and earlier of the event list at &lt;A href="https://download.01.org/perfmon/" target="_blank"&gt;https://download.01.org/perfmon/&lt;/A&gt; for Skylake core events there should exist an event &lt;SPAN class="pl-s"&gt;BUS_LOCK_CLOCKS.BUS_LOCK_DURATION&lt;/SPAN&gt; (63H, Umask 0x01). But the event is not mentioned like the other events, it is in the description of &lt;SPAN class="pl-s"&gt;LOCK_CYCLES.CACHE_LOCK_DURATION &lt;/SPAN&gt;(63H, Umask 0x02)&lt;SPAN class="pl-s"&gt;. &lt;/SPAN&gt;In newer versions of the event list, this comment is gone. The reason might be that it was a copy&amp;amp;paste error, never existed and is consequently removed. Or the event is not properly validated yet by Intel and therefore not released.&lt;/P&gt;

&lt;P&gt;Yesterday I tested some umasks on my Skylake and Umasks 0x4 and 0xE0 increment but the counts are far away from any cycle value, e.g. &amp;lt; 10 for a 10 minutes measurement. Umask 0x01 didn't increment at all.&lt;/P&gt;

&lt;P&gt;A copy of version 19: &lt;A href="https://github.com/TomTheBear/perfmondb/blob/master/SKL/Skylake_core_V19.json" target="_blank"&gt;https://github.com/TomTheBear/perfmondb/blob/master/SKL/Skylake_core_V19.json&lt;/A&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 13 Oct 2016 13:44:42 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Counting-bus-lock-cycles-on-Skylake/m-p/1108862#M6001</guid>
      <dc:creator>Thomas_G_4</dc:creator>
      <dc:date>2016-10-13T13:44:42Z</dc:date>
    </item>
  </channel>
</rss>

