<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic PCM on Atom in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796542#M616</link>
    <description>Hi&lt;BR /&gt;One question, I am working with frequency scaling, and I will need to use the metric EXEC.&lt;BR /&gt;If I directly hard-code the nominal frequency, the EXEC values are correct ? (assuming you, can change the frequency).&lt;BR /&gt;Thank you&lt;BR /&gt;Maru.</description>
    <pubDate>Sat, 07 Jul 2012 17:37:05 GMT</pubDate>
    <dc:creator>maru2012</dc:creator>
    <dc:date>2012-07-07T17:37:05Z</dc:date>
    <item>
      <title>PCM on Atom</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796535#M609</link>
      <description>Hello,&lt;BR /&gt;I have tried using PCM on linux, but when run it only shows the following: (sudo ./pcm.x 5)&lt;BR /&gt;&lt;BR /&gt;&lt;DIV style="text-align: left; padding-left: 20pt;"&gt;Intel Performance Counter Monitor V2.1 (2012-05-31 14:40:57 +0200 ID=2d18fd5)&lt;BR /&gt;&lt;BR /&gt;Copyright (c) 2009-2012 Intel Corporation&lt;BR /&gt;&lt;BR /&gt;Num (logical) cores: 2&lt;BR /&gt;Num sockets: 1&lt;BR /&gt;Threads per core: 2&lt;BR /&gt;Core PMU (perfmon) version: 3&lt;BR /&gt;Number of core PMU generic (programmable) counters: 2&lt;BR /&gt;Width of generic (programmable) counters: 40 bits&lt;BR /&gt;Number of core PMU fixed counters: 3&lt;BR /&gt;Width of fixed counters: 40 bits&lt;BR /&gt;Nominal core frequency: 0 Hz&lt;BR /&gt;Number of PCM instances: 10&lt;BR /&gt;&lt;BR /&gt;Detected processor(s) with Intel microarchitecture codename Atom&lt;/DIV&gt;&lt;BR /&gt;And it ends, without displaying counter data.&lt;BR /&gt;Can you help me? please. What should I do? or what is the error?&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;Thank you,&lt;BR /&gt;regards.&lt;BR /&gt;</description>
      <pubDate>Mon, 25 Jun 2012 20:56:56 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796535#M609</guid>
      <dc:creator>maru2012</dc:creator>
      <dc:date>2012-06-25T20:56:56Z</dc:date>
    </item>
    <item>
      <title>PCM on Atom</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796536#M610</link>
      <description>Nominal core frequency: 0 Hz&lt;BR /&gt;&lt;BR /&gt;looks suspicious. I don't know why ths would fail, but maybe you can hardcode this in your program for testing purposes. It is computed in line 688 in cpucounterstest.cpp&lt;BR /&gt;&lt;BR /&gt;And try to delete all the semaphores from PCM instances that were not running successfully.</description>
      <pubDate>Mon, 25 Jun 2012 21:09:37 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796536#M610</guid>
      <dc:creator>Thomas_W_Intel</dc:creator>
      <dc:date>2012-06-25T21:09:37Z</dc:date>
    </item>
    <item>
      <title>PCM on Atom</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796537#M611</link>
      <description>Thank you for your response,&lt;BR /&gt;&lt;BR /&gt;I've looked in line 688 in cpucounters.cpp, the computation performed ((freq &amp;gt;&amp;gt; 8) &amp;amp; 255) always returns 0 (ie, the second byte is zero). Whereby the frequency is 0 Hz. What should I do?</description>
      <pubDate>Tue, 26 Jun 2012 03:50:39 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796537#M611</guid>
      <dc:creator>maru2012</dc:creator>
      <dc:date>2012-06-26T03:50:39Z</dc:date>
    </item>
    <item>
      <title>PCM on Atom</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796538#M612</link>
      <description>&lt;P&gt;My suggestion was that you directlyhard-code the frequency of your processor as a constant value. This way, you could verify if this is the only issue that you have.&lt;BR /&gt;&lt;BR /&gt;For reproducing the issue internally, can you tell us what type of Atom you are using?&lt;/P&gt;</description>
      <pubDate>Tue, 26 Jun 2012 06:21:51 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796538#M612</guid>
      <dc:creator>Thomas_W_Intel</dc:creator>
      <dc:date>2012-06-26T06:21:51Z</dc:date>
    </item>
    <item>
      <title>PCM on Atom</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796539#M613</link>
      <description>I'm sorry, I had not understood.&lt;BR /&gt;&lt;BR /&gt; I changed the frencuencia to: 1660000000 in Hz, but the result was:&lt;BR /&gt;&lt;BR /&gt;&lt;DIV style="text-align: center;"&gt;*****************************************************************************************************&lt;/DIV&gt;&lt;I&gt;Intel Performance Counter Monitor V2.1 (2012-05-31 14:40:57 +0200 ID=2d18fd5)&lt;BR /&gt;&lt;BR /&gt;Copyright (c) 2009-2012 Intel Corporation&lt;BR /&gt;&lt;BR /&gt;Num (logical) cores: 2&lt;BR /&gt;Num sockets: 1&lt;BR /&gt;Threads per core: 2&lt;BR /&gt;Core PMU (perfmon) version: 3&lt;BR /&gt;Number of core PMU generic (programmable) counters: 2&lt;BR /&gt;Width of generic (programmable) counters: 40 bits&lt;BR /&gt;Number of core PMU fixed counters: 3&lt;BR /&gt;Width of fixed counters: 40 bits&lt;BR /&gt;Nominal core frequency: 1667000 Hz&lt;BR /&gt;Number of PCM instances: 8&lt;BR /&gt;&lt;BR /&gt;Detected processor(s) with Intel microarchitecture codename Atom&lt;BR /&gt;&lt;BR /&gt;EXEC : instructions per nominal CPU cycle&lt;BR /&gt;IPC : instructions per CPU cycle&lt;BR /&gt;FREQ : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)&lt;BR /&gt;L2MISS: L2 cache misses &lt;BR /&gt;L2HIT : L2 cache hit ratio (0.00-1.00)&lt;BR /&gt;TEMP : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;Core (SKT) | EXEC | IPC | FREQ | L2MISS | L2HIT | TEMP&lt;BR /&gt;&lt;BR /&gt; 0 0 0.00 -1.00 0.00 0 1.00 44&lt;BR /&gt; 1 0 0.00 -1.00 0.00 0 1.00 44&lt;BR /&gt;-------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;SKT 0 0.00 -1.00 0.00 -1.00 0 0 -1.00 1.00 -1.00 -1.00 0.00 0.00 N/A&lt;BR /&gt;-------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;TOTAL * 0.00 -1.00 0.00 0 1.00 N/A&lt;BR /&gt;&lt;BR /&gt;Instructions retired: 0 ; Active cycles: 0 ; Time (TSC): 943 Mticks ; C0 (active,non-halted) core residency: 0.00 %&lt;BR /&gt;&lt;BR /&gt;C3 core residency: 0.00 %; C6 core residency: 0.00 %; C7 core residency: 0.00 %&lt;BR /&gt;C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %&lt;BR /&gt;&lt;BR /&gt;PHYSICAL CORE IPC : -1.00 =&amp;gt; corresponds to -50.00 % utilization for cores in active state&lt;BR /&gt;Instructions per nominal CPU cycle: 0.00 =&amp;gt; corresponds to 0.00 % core utilization over time interval&lt;/I&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;DIV style="text-align: center;"&gt;*****************************************************************************************************&lt;/DIV&gt;&lt;BR /&gt; Then,I changed it to: 1667000 (in / sys/devices/system/cpu/cpu0/cpufreq/scaling_availables_frequencies) kHz, and got:&lt;BR /&gt;&lt;BR /&gt;&lt;DIV style="text-align: center;"&gt;*****************************************************************************************************&lt;BR /&gt;&lt;BR /&gt;&lt;/DIV&gt;&lt;I&gt;Intel Performance Counter Monitor V2.1 (2012-05-31 14:40:57 +0200 ID=2d18fd5)&lt;BR /&gt;&lt;BR /&gt;Copyright (c) 2009-2012 Intel Corporation&lt;BR /&gt;&lt;BR /&gt;Num (logical) cores: 2&lt;BR /&gt;Num sockets: 1&lt;BR /&gt;Threads per core: 2&lt;BR /&gt;Core PMU (perfmon) version: 3&lt;BR /&gt;Number of core PMU generic (programmable) counters: 2&lt;BR /&gt;Width of generic (programmable) counters: 40 bits&lt;BR /&gt;Number of core PMU fixed counters: 3&lt;BR /&gt;Width of fixed counters: 40 bits&lt;BR /&gt;Nominal core frequency: 1660000000 Hz&lt;BR /&gt;Number of PCM instances: 8&lt;BR /&gt;&lt;BR /&gt;Detected processor(s) with Intel microarchitecture codename Atom&lt;BR /&gt;&lt;BR /&gt;EXEC : instructions per nominal CPU cycle&lt;BR /&gt;IPC : instructions per CPU cycle&lt;BR /&gt;FREQ : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)&lt;BR /&gt;L2MISS: L2 cache misses &lt;BR /&gt;L2HIT : L2 cache hit ratio (0.00-1.00)&lt;BR /&gt;TEMP : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;Core (SKT) | EXEC | IPC | FREQ | L2MISS | L2HIT | TEMP&lt;BR /&gt;&lt;BR /&gt; 0 0 0.00 -1.00 0.00 0 1.00 43&lt;BR /&gt; 1 0 0.00 -1.00 0.00 0 1.00 43&lt;BR /&gt;-------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;SKT 0 0.00 -1.00 0.00 -1.00 0 0 -1.00 1.00 -1.00 -1.00 0.00 0.00 N/A&lt;BR /&gt;-------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;TOTAL * 0.00 -1.00 0.00 0 1.00 N/A&lt;BR /&gt;&lt;BR /&gt;Instructions retired: 0 ; Active cycles: 0 ; Time (TSC): 1688 Mticks ; C0 (active,non-halted) core residency: 0.00 %&lt;BR /&gt;&lt;BR /&gt;C3 core residency: 0.00 %; C6 core residency: 0.00 %; C7 core residency: 0.00 %&lt;BR /&gt;C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %&lt;BR /&gt;&lt;BR /&gt;PHYSICAL CORE IPC : -1.00 =&amp;gt; corresponds to -50.00 % utilization for cores in active state&lt;BR /&gt;Instructions per nominal CPU cycle: 0.00 =&amp;gt; corresponds to 0.00 % core utilization over time interval&lt;/I&gt;&lt;BR /&gt;&lt;DIV style="text-align: center;"&gt;*****************************************************************************************************&lt;/DIV&gt;The results are not expected. What does this mean? I am using Atom N450.&lt;BR /&gt;Thank you!</description>
      <pubDate>Tue, 26 Jun 2012 13:47:49 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796539#M613</guid>
      <dc:creator>maru2012</dc:creator>
      <dc:date>2012-06-26T13:47:49Z</dc:date>
    </item>
    <item>
      <title>PCM on Atom</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796540#M614</link>
      <description>Hello,&lt;BR /&gt;&lt;BR /&gt;Again I ran pcm.x and, this time, it gave acceptable values. &lt;BR /&gt;I have not modified it from the last time, but now it worked &lt;BR /&gt;(only I adjusted the nominal core frequency).&lt;BR /&gt;&lt;BR /&gt;&lt;DIV style="text-align: center;"&gt;****************&lt;/DIV&gt;Core (SKT) | EXEC | IPC | FREQ | L2MISS | L2HIT | TEMP&lt;BR /&gt;&lt;BR /&gt; 0 0 0.06 0.13 0.42 309 K 0.78 49&lt;BR /&gt; 1 0 0.09 0.21 0.42 396 K 0.80 49&lt;BR /&gt;-------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;SKT 0 0.07 0.17 0.42 0.65 0 705 K -1.00 0.80 -1.00 -1.00 0.00 0.00 N/A&lt;BR /&gt;-------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;TOTAL * 0.07 0.17 0.42 705 K 0.80 N/A&lt;BR /&gt;&lt;BR /&gt;Instructions retired: 78 M ; Active cycles: 460 M ; Time (TSC): 545 Mticks ; C0 (active,non-halted) core residency: 65.06 %&lt;BR /&gt;&lt;BR /&gt;C3 core residency: 0.00 %; C6 core residency: 0.00 %; C7 core residency: 0.00 %&lt;BR /&gt;C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %&lt;BR /&gt;&lt;BR /&gt;PHYSICAL CORE IPC : 0.34 =&amp;gt; corresponds to 17.06 % utilization for cores in active state&lt;BR /&gt;Instructions per nominal CPU cycle: 0.14 =&amp;gt; corresponds to 7.20 % core utilization over time interval&lt;BR /&gt;&lt;BR /&gt;&lt;DIV style="text-align: center;"&gt;****************&lt;/DIV&gt;&lt;BR /&gt;Thank you very much for your help.&lt;BR /&gt;Greetings.</description>
      <pubDate>Wed, 27 Jun 2012 16:36:36 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796540#M614</guid>
      <dc:creator>maru2012</dc:creator>
      <dc:date>2012-06-27T16:36:36Z</dc:date>
    </item>
    <item>
      <title>PCM on Atom</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796541#M615</link>
      <description>Hi Maru,&lt;BR /&gt;&lt;BR /&gt;thank youfor your feedback. We have reproduced the issue internally and will provide a fix in the next PCM update. Till then please use the workaround suggested by Thomas.&lt;BR /&gt;&lt;BR /&gt;Thank you&lt;BR /&gt;Roman</description>
      <pubDate>Fri, 29 Jun 2012 13:17:35 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796541#M615</guid>
      <dc:creator>Roman_D_Intel</dc:creator>
      <dc:date>2012-06-29T13:17:35Z</dc:date>
    </item>
    <item>
      <title>PCM on Atom</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796542#M616</link>
      <description>Hi&lt;BR /&gt;One question, I am working with frequency scaling, and I will need to use the metric EXEC.&lt;BR /&gt;If I directly hard-code the nominal frequency, the EXEC values are correct ? (assuming you, can change the frequency).&lt;BR /&gt;Thank you&lt;BR /&gt;Maru.</description>
      <pubDate>Sat, 07 Jul 2012 17:37:05 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796542#M616</guid>
      <dc:creator>maru2012</dc:creator>
      <dc:date>2012-07-07T17:37:05Z</dc:date>
    </item>
    <item>
      <title>PCM on Atom</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796543#M617</link>
      <description>The EXEC metric is not affected by hard-coding the nominal frequency. It simply returns the ratio of instructions retired versus invariant timer clocks. In particular, thenominal frequency is not part of this equation.</description>
      <pubDate>Sun, 08 Jul 2012 05:52:17 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796543#M617</guid>
      <dc:creator>Thomas_W_Intel</dc:creator>
      <dc:date>2012-07-08T05:52:17Z</dc:date>
    </item>
    <item>
      <title>PCM on Atom</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796544#M618</link>
      <description>Great!&lt;BR /&gt; Thanks for your reply.&lt;BR /&gt; Greetings.</description>
      <pubDate>Sun, 08 Jul 2012 13:05:13 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796544#M618</guid>
      <dc:creator>maru2012</dc:creator>
      <dc:date>2012-07-08T13:05:13Z</dc:date>
    </item>
    <item>
      <title>PCM on Atom</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796545#M619</link>
      <description>we have just found out that the invariant timer clock function is not working on Atom when CPU is in a power saving C states. This makes EXEC metric output wrong values in such case. In the next PCM version we will provide a workaround for it.&lt;BR /&gt;&lt;BR /&gt;for now you can computethe EXEC metric (getExec(a,b)) as &lt;BR /&gt;&lt;BR /&gt;getInstructionsRetired(a,b)/(time_in_seconds*m-&amp;gt;getNominalFrequency())&lt;BR /&gt;&lt;BR /&gt;Thanks,&lt;BR /&gt;Roman</description>
      <pubDate>Mon, 16 Jul 2012 11:08:34 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796545#M619</guid>
      <dc:creator>Roman_D_Intel</dc:creator>
      <dc:date>2012-07-16T11:08:34Z</dc:date>
    </item>
    <item>
      <title>PCM on Atom</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796546#M620</link>
      <description>this should be fixed in the recent &lt;A href="http://software.intel.com/en-us/articles/intel-performance-counter-monitor/"&gt;Intel PCM "V2.2" release&lt;/A&gt;.&lt;DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;thanks,&lt;/DIV&gt;&lt;DIV&gt;Roman&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Tue, 21 Aug 2012 08:28:58 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/PCM-on-Atom/m-p/796546#M620</guid>
      <dc:creator>Roman_D_Intel</dc:creator>
      <dc:date>2012-08-21T08:28:58Z</dc:date>
    </item>
  </channel>
</rss>

