<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Error in event mask for reading memory load latency information using PEBS on Haswell in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/Error-in-event-mask-for-reading-memory-load-latency-information/m-p/1121247#M6183</link>
    <description>&lt;P&gt;&lt;SPAN style="font-size: 1em;"&gt;Hi,&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em;"&gt;I was trying to read the memory latency information for a program using the information in Intel Software Developer Manual Vol 3B Page 18-39 under "18.8.1.2 Load Latency Performance Monitoring Facility" published in April 2016 for Haswell.&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;It says that LATENCY_ABOVE_THRESHOLD event mask must be specified (IA32_PerfEvtSelX[15:0] = 100H), &lt;STRONG&gt;which is wrong&lt;/STRONG&gt; and does not give you any output except 0.&lt;/P&gt;

&lt;P&gt;You need to specify&amp;nbsp;&lt;STRONG&gt;IA32_PerfEvtSelX[15:0] = 1CDH&lt;/STRONG&gt; to get correct values out of the cores.&lt;/P&gt;

&lt;P&gt;I am posting this here because I have already spent countless hours to figure this out and do not want anyone else to waste his/her time.&lt;/P&gt;

&lt;P&gt;Hope this helps.&lt;/P&gt;

&lt;P&gt;PS: It would be great if Intel could correct this in the future versions of the software manual.&lt;/P&gt;

&lt;P&gt;Best,&lt;/P&gt;

&lt;P&gt;Sridutt&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Fri, 08 Jul 2016 21:51:39 GMT</pubDate>
    <dc:creator>sbhal1</dc:creator>
    <dc:date>2016-07-08T21:51:39Z</dc:date>
    <item>
      <title>Error in event mask for reading memory load latency information using PEBS on Haswell</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Error-in-event-mask-for-reading-memory-load-latency-information/m-p/1121247#M6183</link>
      <description>&lt;P&gt;&lt;SPAN style="font-size: 1em;"&gt;Hi,&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em;"&gt;I was trying to read the memory latency information for a program using the information in Intel Software Developer Manual Vol 3B Page 18-39 under "18.8.1.2 Load Latency Performance Monitoring Facility" published in April 2016 for Haswell.&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;It says that LATENCY_ABOVE_THRESHOLD event mask must be specified (IA32_PerfEvtSelX[15:0] = 100H), &lt;STRONG&gt;which is wrong&lt;/STRONG&gt; and does not give you any output except 0.&lt;/P&gt;

&lt;P&gt;You need to specify&amp;nbsp;&lt;STRONG&gt;IA32_PerfEvtSelX[15:0] = 1CDH&lt;/STRONG&gt; to get correct values out of the cores.&lt;/P&gt;

&lt;P&gt;I am posting this here because I have already spent countless hours to figure this out and do not want anyone else to waste his/her time.&lt;/P&gt;

&lt;P&gt;Hope this helps.&lt;/P&gt;

&lt;P&gt;PS: It would be great if Intel could correct this in the future versions of the software manual.&lt;/P&gt;

&lt;P&gt;Best,&lt;/P&gt;

&lt;P&gt;Sridutt&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 08 Jul 2016 21:51:39 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Error-in-event-mask-for-reading-memory-load-latency-information/m-p/1121247#M6183</guid>
      <dc:creator>sbhal1</dc:creator>
      <dc:date>2016-07-08T21:51:39Z</dc:date>
    </item>
  </channel>
</rss>

