<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic It may depend on the version in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/pcm-memory-utility-measures-cache-access-or-DRAM-access/m-p/1157191#M6958</link>
    <description>&lt;P&gt;It may depend on the version of PCM that you are using, but the source code to the versions I have looked at use the memory controller DRAM read and write counters for memory bandwidth reports.&lt;/P&gt;</description>
    <pubDate>Wed, 21 Mar 2018 14:57:20 GMT</pubDate>
    <dc:creator>McCalpinJohn</dc:creator>
    <dc:date>2018-03-21T14:57:20Z</dc:date>
    <item>
      <title>pcm-memory utility measures cache access or DRAM access?</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/pcm-memory-utility-measures-cache-access-or-DRAM-access/m-p/1157190#M6957</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;

&lt;P&gt;I am new to pcm-memory utility and I am using it for sandybridge E5-2670 processor in linux.&lt;/P&gt;

&lt;P&gt;The measured bandwidth in MB/s is the bandwidth for cache access or DRAM access?? I can see that the value shoots up for memory intensive benchmarks but I am confused between cache and DRAM.&lt;/P&gt;

&lt;P&gt;Thanks in advance.&lt;/P&gt;</description>
      <pubDate>Wed, 21 Mar 2018 11:44:45 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/pcm-memory-utility-measures-cache-access-or-DRAM-access/m-p/1157190#M6957</guid>
      <dc:creator>SamG</dc:creator>
      <dc:date>2018-03-21T11:44:45Z</dc:date>
    </item>
    <item>
      <title>It may depend on the version</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/pcm-memory-utility-measures-cache-access-or-DRAM-access/m-p/1157191#M6958</link>
      <description>&lt;P&gt;It may depend on the version of PCM that you are using, but the source code to the versions I have looked at use the memory controller DRAM read and write counters for memory bandwidth reports.&lt;/P&gt;</description>
      <pubDate>Wed, 21 Mar 2018 14:57:20 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/pcm-memory-utility-measures-cache-access-or-DRAM-access/m-p/1157191#M6958</guid>
      <dc:creator>McCalpinJohn</dc:creator>
      <dc:date>2018-03-21T14:57:20Z</dc:date>
    </item>
  </channel>
</rss>

