<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic How to enusre wbinvd complete? in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/How-to-enusre-wbinvd-complete/m-p/1166077#M7153</link>
    <description>&lt;P&gt;Hi, I have a question about "wbinvd" instruction.&amp;nbsp;&lt;/P&gt;&lt;P&gt;According to Intel manual, it said "After executing this instruction, the processor does not wait for the external caches to complete their write-back and flushing operations before proceeding with instruction execution. It is the responsibility of hardware to respond to the cache write-back and flush signals. The amount of time or cycles for WBINVD to complete will vary due to size and other factors of different cache hierarchies."&lt;/P&gt;&lt;P&gt;I am wondering is&amp;nbsp;there any method to force the program waits for unit the external cache flushing complete caused by WBINVD instruction? Then we can measure the overhead of WBINVD instruction.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Any suggestion will be helpful. Thanks~&lt;/P&gt;</description>
    <pubDate>Mon, 17 Jun 2019 05:55:30 GMT</pubDate>
    <dc:creator>kai_w_</dc:creator>
    <dc:date>2019-06-17T05:55:30Z</dc:date>
    <item>
      <title>How to enusre wbinvd complete?</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/How-to-enusre-wbinvd-complete/m-p/1166077#M7153</link>
      <description>&lt;P&gt;Hi, I have a question about "wbinvd" instruction.&amp;nbsp;&lt;/P&gt;&lt;P&gt;According to Intel manual, it said "After executing this instruction, the processor does not wait for the external caches to complete their write-back and flushing operations before proceeding with instruction execution. It is the responsibility of hardware to respond to the cache write-back and flush signals. The amount of time or cycles for WBINVD to complete will vary due to size and other factors of different cache hierarchies."&lt;/P&gt;&lt;P&gt;I am wondering is&amp;nbsp;there any method to force the program waits for unit the external cache flushing complete caused by WBINVD instruction? Then we can measure the overhead of WBINVD instruction.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Any suggestion will be helpful. Thanks~&lt;/P&gt;</description>
      <pubDate>Mon, 17 Jun 2019 05:55:30 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/How-to-enusre-wbinvd-complete/m-p/1166077#M7153</guid>
      <dc:creator>kai_w_</dc:creator>
      <dc:date>2019-06-17T05:55:30Z</dc:date>
    </item>
  </channel>
</rss>

