<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic interrupt on high core temperature in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/interrupt-on-high-core-temperature/m-p/1184604#M7507</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I've tried to find online some info relating to this issue, but could not find anything. Is there an option to trigger an interrupt when a specified core temperature is reached? via MSR, or any other method.&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;</description>
    <pubDate>Sat, 16 May 2020 15:30:31 GMT</pubDate>
    <dc:creator>roy_messinger</dc:creator>
    <dc:date>2020-05-16T15:30:31Z</dc:date>
    <item>
      <title>interrupt on high core temperature</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/interrupt-on-high-core-temperature/m-p/1184604#M7507</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I've tried to find online some info relating to this issue, but could not find anything. Is there an option to trigger an interrupt when a specified core temperature is reached? via MSR, or any other method.&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;</description>
      <pubDate>Sat, 16 May 2020 15:30:31 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/interrupt-on-high-core-temperature/m-p/1184604#M7507</guid>
      <dc:creator>roy_messinger</dc:creator>
      <dc:date>2020-05-16T15:30:31Z</dc:date>
    </item>
    <item>
      <title>Two basic mechanisms are</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/interrupt-on-high-core-temperature/m-p/1184605#M7508</link>
      <description>&lt;P&gt;Two basic mechanisms are discussed in Chapter 14 of Volume 3 of the Intel Architectures Software Developers Manual (document 325384, revision 071, October 2019). &amp;nbsp;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;Section 14.7 discusses the&amp;nbsp;MSRs associated with the core-level thermal throttling controls, including interrupt enable and set temperature.&lt;/LI&gt;&lt;LI&gt;Section 14.8 discusses the MSRs associated with the package-level thermal throttling controls.&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;The IA32_THERM_INTERRUPT and IA32_PACKAGE_THERM_INTERRUPT MSRs control many different interrupts. &amp;nbsp;Some of these appear to be directly tied to the corresponding thermal throttling mechanisms, while others appear to be independent. &amp;nbsp;The two that look like exactly what you want are the "Threshold #1" and "Threshold #2" interrupts. &amp;nbsp;The temperatures and enable bits for both are in the *_THERM_INTERRUPT MSRs, and they are not associated with any of the automatic throttling mechanisms.&lt;/P&gt;</description>
      <pubDate>Tue, 19 May 2020 15:13:32 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/interrupt-on-high-core-temperature/m-p/1184605#M7508</guid>
      <dc:creator>McCalpinJohn</dc:creator>
      <dc:date>2020-05-19T15:13:32Z</dc:date>
    </item>
  </channel>
</rss>

