<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Do PQOS Include Monitor to DDIO Ways in Software Tuning, Performance Optimization &amp; Platform Monitoring</title>
    <link>https://community.intel.com/t5/Software-Tuning-Performance/Do-PQOS-Include-Monitor-to-DDIO-Ways/m-p/1571071#M8313</link>
    <description>&lt;P&gt;Hi:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I was trying to monitor the LLC usage for a DPDK-Based RX application running on Core #3.&lt;/P&gt;&lt;P&gt;The application I run is a basic dpdk example program that receives the data from the TX side via a 100Gbps NIC.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;According to my understanding of DPDK and NIC, NIC will inject the package directly into the 2 DDIO ways(total 8MB) in the LLC(60MB). However, when I monitor the LLC usage used by the DPDK-RX program, the LLC usage will drop to way below 8MB...&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;This should not happen because ideally NIC PCIE-Write should saturate the DDIO ways of the LLC, then even cause DMA leakage where ddio ways are full...&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;My question is, will the LLC usage shown in the pqos application include DDIO ways?&lt;/P&gt;&lt;P&gt;If not, then the above behavior does have an explanation, otherwise I am not sure why the above behavior exist..&lt;/P&gt;</description>
    <pubDate>Fri, 09 Feb 2024 17:20:18 GMT</pubDate>
    <dc:creator>Tianchen_Jerry_Wang</dc:creator>
    <dc:date>2024-02-09T17:20:18Z</dc:date>
    <item>
      <title>Do PQOS Include Monitor to DDIO Ways</title>
      <link>https://community.intel.com/t5/Software-Tuning-Performance/Do-PQOS-Include-Monitor-to-DDIO-Ways/m-p/1571071#M8313</link>
      <description>&lt;P&gt;Hi:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I was trying to monitor the LLC usage for a DPDK-Based RX application running on Core #3.&lt;/P&gt;&lt;P&gt;The application I run is a basic dpdk example program that receives the data from the TX side via a 100Gbps NIC.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;According to my understanding of DPDK and NIC, NIC will inject the package directly into the 2 DDIO ways(total 8MB) in the LLC(60MB). However, when I monitor the LLC usage used by the DPDK-RX program, the LLC usage will drop to way below 8MB...&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;This should not happen because ideally NIC PCIE-Write should saturate the DDIO ways of the LLC, then even cause DMA leakage where ddio ways are full...&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;My question is, will the LLC usage shown in the pqos application include DDIO ways?&lt;/P&gt;&lt;P&gt;If not, then the above behavior does have an explanation, otherwise I am not sure why the above behavior exist..&lt;/P&gt;</description>
      <pubDate>Fri, 09 Feb 2024 17:20:18 GMT</pubDate>
      <guid>https://community.intel.com/t5/Software-Tuning-Performance/Do-PQOS-Include-Monitor-to-DDIO-Ways/m-p/1571071#M8313</guid>
      <dc:creator>Tianchen_Jerry_Wang</dc:creator>
      <dc:date>2024-02-09T17:20:18Z</dc:date>
    </item>
  </channel>
</rss>

