Analyzers
Talk to fellow users of Intel Analyzer tools (Intel VTune™ Profiler, Intel Advisor)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
5257 Discussions

Recipe: How to detect Scheduling Overhead in Intel® Threading Building Blocks (Intel TBB) Apps

Dmitry_P_Intel1
Employee
‎05-16-2018 11:12 AM
542 Views

Hello VTune Users,

Let us share one more VTune Amplifier Performance Analysis Cookbook recipe article on threading efficiency analysis https://software.intel.com/en-us/vtune-amplifier-cookbook-intel-tbb-scheduling-overhead. The article helps to detect parallel constructs with scheduling overhead in Intel TBB applications based on VTune Amplifier Concurrency analysis use.

It would be great to hear your feedback on the article usefulness, format convenience and what we can do more to make threading analysis in VTune Amplifier better.

Thanks & Regards, Dmitry

 

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.