Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Arria 10 PAC qsf top example

druva1
New Contributor I
348 Views
Hi,

I have in my pc (windows) an Arria 10 PAC. I would like to program it with Quartus Prime Pro (JTAG) as a normal FPGA and not use the Acceleration Stack for Intel or AFU.

I am searching for an example .qsf design file for the port connections, since I cannot find in the documentation which pins are used for the clocks and PCIe Hard IP are connected to. I just want to test a small PCIe example.

I appreciate the help, thanks.

 

0 Kudos
1 Solution
EricMunYew_C_Intel
Moderator
296 Views

Hi, the info you request is not available and it is confidential, as the Arria 10 PAC card is created for acceleration platform and flow.


View solution in original post

2 Replies
EricMunYew_C_Intel
Moderator
297 Views

Hi, the info you request is not available and it is confidential, as the Arria 10 PAC card is created for acceleration platform and flow.


View solution in original post

druva1
New Contributor I
292 Views
Reply