Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
425 Discussions

In Q18.1 and A10 FPGA,Whether can I capture the PERST de-assertion and image loading complete in the signaltap?

BJian12
Partner
260 Views
 
0 Kudos
1 Reply
Nathan_R_Intel
Employee
132 Views

Yes, you could capture the PERST de-assertion using signaltap for Arria 10 FPGA.

 

Regards,

Nathan

Reply