Community
cancel
Showing results for 
Search instead for 
Did you mean: 
BJian12
Partner
178 Views

In Q18.1 and A10 FPGA,Whether can I capture the PERST de-assertion and image loading complete in the signaltap?

 
0 Kudos
1 Reply
Nathan_R_Intel
Employee
50 Views

Yes, you could capture the PERST de-assertion using signaltap for Arria 10 FPGA.

 

Regards,

Nathan

Reply