Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, FPGA AI Suite, Software Stack, and Reference Designs
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
474 Discussions

In Q18.1 and A10 FPGA,Whether can I capture the PERST de-assertion and image loading complete in the signaltap?

BJian12
Partner
422 Views
 
0 Kudos
1 Reply
Nathan_R_Intel
Employee
294 Views

Yes, you could capture the PERST de-assertion using signaltap for Arria 10 FPGA.

 

Regards,

Nathan

0 Kudos
Reply