Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
422 Discussions

Total register & logic consumed from Arria 10 PAC

E-Hong
New Contributor I
432 Views

Hi,

 

Is there any ways to obtain the amount of register and logic consumed from running inference on the Arria 10 PAC? I am trying to get the sof/pof report like those generated on Quartus when running synthesis.

 

Does programming a bitstream on the Arria 10 PAC generate a report?

 

Thank you.

0 Kudos
2 Replies
EricMunYew_C_Intel
Moderator
383 Views

You can find the details from the following:

/build_synth/build/output_files/afu_default.fit.rpt


E-Hong
New Contributor I
350 Views

Hi,

Can I perform this on DevCloud Edge as well? If so, what is the path to the rpt file?

 

Thank you.

Reply