Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

create_generate_clock

fxu001
Novice
396 Views

If my source clock pass two PLL and new clock divided 3 to create new clock, how do I use create_generate_clock?

Since Altera used derive_pll_clocks, it little bit confuse me now. I think It should do in the last stage to use create_generate_clocks because Altera has variable erive_pll_clocks, so the -source [clock_pin] should be the first drive pll pin, am I correct?

 

Thanks,

 

-Fred

0 Kudos
3 Replies
Rahul_S_Intel1
Employee
166 Views

Hi ,

Kindly fine the places where

 

Rahul_S_Intel1
Employee
166 Views

Hi,

Kindly find the places wwhere create_generate_clock is been used

https://www.intel.com/content/www/us/en/programmable/support/support-resources/design-examples/desig...

fxu001
Novice
166 Views
Hi RSree Which value should I set for the JESD204B input and output ports as following Snipping . Please give ASAP [cid:e99ad932-779a-4345-bcae-8419d3353521] [cid:7a289d19-bc51-483b-a1ef-410d353a6a2a] Thanks, -Fred
Reply