Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
426 Discussions

receive higig2 Ethernet packet


Device:10AX115S3F45E2SGE3   quartus16.0

When i use ipcore"Low Latency 40G/100G Ethernet"  receive higig2 Ethernet packet.Some times ,the ipcore output startofpacket data "fb 00 00 00 00 ...",the "00 00 00 00" is not right data.And the FCS bytes of endofpacket is wrong when calculate including "00 00 00 00" .When the "00 00 00 00" calculation is not included, fcs is correct .And the receive package number is less than send.How to deal with it ?Thanks.1.jpg2.jpg

0 Kudos
0 Replies