- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
请根据 PDG 检查硬件设计,同时需要在 ME 中把 USB 3.0 PORT3/4 配置成
PCIE PORT 1/2,详细操作请查看 Broadwell PCH-LP SPI Programming Guide 81 页。
Link Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page