As per Broadwell-DE Processor DDR4 Signal Integrity (Document Number: 545924, Revision: 0.95),Section 4.6 (Table 4-12 DQ Read).
Please provide the complete table and confirm the latest values.
Thank you for contacting Intel Embedded Community.
We want to know more details to help you in the best way possible. Due to this fact, could you please clarify if this thread is related to a technical problem? In case that answer is affirmative, please give a detailed description.
Could you please tell us if the affected designs have been designed by you or by a third-party company? In case that they are third-party units please give the part number, model, name of the manufacturer, where it is stated the information related to it. In case that it is your design, could you please clarify it has been reviewed by Intel and list the sources that you have used to develop it?
We are waiting for your reply.
Design is developing by us and schematics are reviewing by INTEL support team and contacting through same forum support.
To perform Signal integrity simulation for DDR4 as mentioned in the Model user guide for your reference please find the below image ((Document Number: 545924, Revision: 0.95,Table 4-12 DQ Read)
Please provide the complete ODT table and confirm the latest values.
Thanks for your reply.
The information that may answer your request is stated in the DDR4 ODT Modification Experiment, from simulation to electrical validation document # 542349. This document is accessible when you are logged into your Resource & Design Center (RDC) privileged account at the following website:
The RDC Account Support form is the channel to process your account update request or any inconvenience related to the last provided website. It can be found at:
We suggest you use a business email address to evade any inconvenience. Please avoid the free email provider's address (such the provided by Hotmail, Gmail, Yahoo, or others).