I want to use I210-IS chip to communicate with the intel Cyclone10lp FPGA’s 100M LVDS interface. Should I use the SGMII Mode interface of I210-IS and SGMII Mode should be configured at 100M mode?
If YES, can I configure I210-IS to SGMII, 100M mode through external configuration flash after power on?
If NO, could tell me another way using I210 to achieve the above purpose?
For more complete information about compiler optimizations, see our Optimization Notice.