- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I've been reviewing the i350 datasheet (version 2.6) and found instructions on setting the PCIe link width in Chapter 6.3.5.5. In our design, we've reserved PCIe x1 for the i350, so I'd like to set 0x01 at offset 0x03 of the PCIe Link Configuration Register Data in the EEPROM image file.
However, after examining the EEPROM image file (both bin and hex), I noticed that the value is 0xFFFF, and I'm unsure how to calculate the correct address. Could you assist me in locating the correct address for this configuration?
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Team,
Greetings from Intel!
Thank you for posting your query in the Intel Community. We sincerely apologize for the delay in our response. We have received your concern and want to assure you that assisting you is our top priority.
Could you kindly let us know if the issue has been resolved or if you require further assistance? Your prompt response will greatly assist us in diagnosing and resolving the issue as quickly as possible.
We truly appreciate your patience and understanding, and we look forward to hearing from you soon.
Regards,
Amina
Intel Customer Support Technician
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Team,
Greetings for the day!
We are following up to check if you were able to find the information we requested. Kindly confirm at your earliest convenience, so that we can continue assisting you in resolving this matter.
If we don't hear back from you, we'll assume the issue has been resolved and will proceed to close the case.
Regards,
Amina
Intel Customer Support Technician
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Amina,
Thanks for your reply.
This issue remained unresolved. I would appreciate it if you could provide more details on how to set the PCIe Link Configuration Register in the binary file.
Regards,
Amos
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi AmosChien,
Greetings ~
Upon checking your inquiry, we advise to open an Intel Premier Support (IPS) case for direct assistance. The IPS team will be able to provide additional support regarding the issue.
Instructions for opening an IPS case can be found here:
https://www.intel.com/content/www/us/en/support/articles/000057045/ethernet-products.html
Thank you & Best Regards,
Devi_Intel
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Team,
Greetings from Intel!
As mentioned earlier, I request you to open an Intel Premier Support (IPS) case for further assistance. Since no additional support is available from our end, we will proceed with closing this case.
Regards,
Amina
Intel Customer Support Technician

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page