using the hps phy via loanios from fpga (de10-nano-soc)

Ethernet Products

Determine ramifications of Intel® Ethernet products and technologies

using the hps phy via loanios from fpga (de10-nano-soc)

1,055 Views

Hi everybody,

I'm currently struggling to access the hps ethernet phy from fpga. I followed this (http://www.alterawiki.com/wiki/file:hpsio_demo.qar) example.

I need to configure the phy (http://ww1.microchip.com/downloads/en/devicedoc/00002117f.pdf) using the mdio and mdc pins. However, when i mux the loanio

pins in qsys:

https://alteraforum.com/forum/attachment.php?attachmentid=14445&stc=1

And try to assign my 50MHz clock to them from my toplevel:

https://alteraforum.com/forum/attachment.php?attachmentid=14446&stc=1

When probing the phy pins using an oscilloscope, I do not see my 50Mhz clock as routed

in the toplevel. On the contrary I see regular mdio accesses from somewhere.

What am I doing wrong?

EDIT: SOLVED! you need to generate preloader using bsp-editor, then use alt-boot-disk-util to flash to sd card

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.