FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

抓取波形问题

FZhao12
Partner
195 Views

在signaltap抓波形时候,有时候感觉深度不够,波形看的不完整,有没有系统性的学习文档

0 Kudos
2 Replies
RichardTanSY_Intel
83 Views

Hi, you can refer to the user guide below for further understanding.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-debug.pdf#page=22

FZhao12
Partner
83 Views
Reply