FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5949 Discussions

10G-BASER PHY High bit error rate

Altera_Forum
Honored Contributor II
877 Views

Hi All, 

I am trying to bring up 10 GBASER PHY in Stratix V FPGA. After setting up the Design based on the reference design provided I am still having trouble with my hi_ber signal. It still remains high while the block lock signal remains high. Kindly give more insights as to the best debug steps for this problem.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
95 Views

Hello Sir, 

do you set good assigment to?: 

XCVR_TX_SLEW_RATE_CTRL 

XCVR_TX_PRE_EMP_1ST_POST_TAP 

XCVR_TX_VOD 

OUTPUT_TERMINATION 

INPUT_TERMINATION 

XCVR_RX_LINEAR_EQUALIZER_CONTROL 

INPUT_TERMINATION 

?
Reply