- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I'm using QII 14.0. By using Altera design example files have done simulation and implementation of 10G EMAC- 10G BAse R on Arria V GT fpga board with help of reference documents "Stratix V 10G Ethernet and 10G Base R PHY Interoperability Hardware Demonstration Design". internal loop back is working fine. I want to send the packets from MAC(FPGA) to PC (system). Any suggestions??Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
A direct attach cable or SPF+ optical modules and fiber connected to a 10G NIC in the PC.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page