FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

10G ETHERNET MAC-10G Base R Design example

Altera_Forum
Honored Contributor II
‎10-26-2015 04:34 AM
984 Views

Hi, 

I'm using QII 14.0. By using Altera design example files have done simulation and implementation of 10G EMAC- 10G BAse R on Arria V GT fpga board with help of reference documents "Stratix V 10G Ethernet and 10G Base R PHY Interoperability Hardware Demonstration Design". 

 

internal loop back is working fine. I want to send the packets from MAC(FPGA) to PC (system). Any suggestions??
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-03-2015 03:51 PM
273 Views

A direct attach cable or SPF+ optical modules and fiber connected to a 10G NIC in the PC.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.