FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5989 Discussions

10G ETHERNET MAC-10G Base R Design example

Altera_Forum
Honored Contributor II
816 Views

Hi, 

I'm using QII 14.0. By using Altera design example files have done simulation and implementation of 10G EMAC- 10G BAse R on Arria V GT fpga board with help of reference documents "Stratix V 10G Ethernet and 10G Base R PHY Interoperability Hardware Demonstration Design". 

 

internal loop back is working fine. I want to send the packets from MAC(FPGA) to PC (system). Any suggestions??
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
105 Views

A direct attach cable or SPF+ optical modules and fiber connected to a 10G NIC in the PC.

Reply