FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

A10 加载问题

BJian12
Partner
‎02-25-2020 02:09 AM
369 Views

主芯片是A10 FPGA，配置芯片为MAX10，和一片MT28EW01GABA1LPC并口flash进行FPP x16加载，不过在加载过程的测试发现，DCLK的波形有很大一部分时间都是一个占空比不是50%的频率为25Mhz的方波，等到配置的结尾阶段时钟会变成一小会100Mhz，请问会这样吗？

0 Kudos

Link Copied

1 Reply
JohnT_Intel
Employee
‎02-26-2020 02:13 AM
260 Views

Hi,

 

The DCLK will be around 100Mhz during configuration and stay at 25Mhz when it is idle. Do you face any issue during configuration?

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.