- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
主芯片是A10 FPGA,配置芯片为MAX10,和一片MT28EW01GABA1LPC并口flash进行FPP x16加载,不过在加载过程的测试发现,DCLK的波形有很大一部分时间都是一个占空比不是50%的频率为25Mhz的方波,等到配置的结尾阶段时钟会变成一小会100Mhz,请问会这样吗?
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
The DCLK will be around 100Mhz during configuration and stay at 25Mhz when it is idle. Do you face any issue during configuration?

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page