FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5741 Discussions

[A10 gx]: TSE with PCIE

JET60200
New Contributor I
209 Views

Hello expert,

 

We have developed an Arria10 PCIe EP Card, which plugged into Host PC on PCIe Slot. 

 

Recently we have a request to work it as a “Giga Ethrnet Wireline” card,  Is there any reference design for this scenario usage ?  

(  I see there's A10 TSE ref design , but it seems the design uses TSE IP module with HPS side, which is not similar to our arch, coz we use A10GX w/o HPS, also we use PCIe to connect to Host PC) 

 

Thanks for suggestion if any.   

0 Kudos
2 Replies
KhaiChein_Y_Intel
192 Views

Hi,


You may find all the reference designs available in the below links


PCIe (User Guides and Reference Designs) https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/pcie-...

Ethernet (Design Examples and Reference Designs) https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/ether...


Thanks.

Best regards,

KhaiY


KhaiChein_Y_Intel
155 Views

Hi,


We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you


Best regards,

KhaiY


Reply