FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

ALTMEMPHY Logical Data Order

Altera_Forum
Honored Contributor II
‎12-16-2010 09:17 PM
1,174 Views

I am trying to create a signal integrity memory test between a Stratix IV and DDR3 DIMM. I want to specify the 72bits that are simultaneous on the bus and do that for all 8 bits of the burst. How does the 576bits of the logical data for ALTMEMPHY map to the 72bits of physical data? Thanks.

0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎12-22-2010 09:49 PM
512 Views

I believe its LSB to MSB. Use the example top project provided with the IP and a simulation to confirm. 

 

I recommend using UniPHY not AltMemPHY as this is the latest IP.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-27-2010 06:53 PM
512 Views

Thanks for that info. Unfortunately, I don't get to pick which PHY is used.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.