Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Honored Contributor I
674 Views

ALTMEMPHY Logical Data Order

I am trying to create a signal integrity memory test between a Stratix IV and DDR3 DIMM. I want to specify the 72bits that are simultaneous on the bus and do that for all 8 bits of the burst. How does the 576bits of the logical data for ALTMEMPHY map to the 72bits of physical data? Thanks.

0 Kudos
2 Replies
Highlighted
Honored Contributor I
12 Views

I believe its LSB to MSB. Use the example top project provided with the IP and a simulation to confirm. 

 

I recommend using UniPHY not AltMemPHY as this is the latest IP.
0 Kudos
Highlighted
Honored Contributor I
12 Views

Thanks for that info. Unfortunately, I don't get to pick which PHY is used.

0 Kudos